|
In United States Patent No. 6,777,982. Issued August 17, 2004
Seth Copen Goldstein and Daniel L. Rosewater
Apr 1990
AbstractChemically assembled electronic nanotechnology (CAEN) provides an alternative to using Complementary Metal Oxide Semiconductor (CMOS) for constructing circuits with feature sizes in the tens of nanometers. A molecular latch and a method using the latch that enables it to act as a state holding device, perform voltage restoration, and to provide I/O isolation is disclosed.
download pdf
@misc{patent04,
author = {Goldstein, Seth Copen and Rosewater, Daniel L.},
title = {Molecular scale latch and associated clocking scheme to
provide gain, memory and I/O isolation},
howpublished = {United States Patent No. 6,777,982. Issued August
17, 2004},
month = {Apr},
url = {http://www.cs.cmu.edu/~seth/papers/patent04.pdf},
year = {2002},
keywords = {Molecular Electronics,Two-Terminal Devices},
abstract = {Chemically assembled electronic nanotechnology (CAEN)
provides an alternative to using Complementary Metal Oxide
Semiconductor (CMOS) for constructing circuits with feature sizes
in the tens of nanometers. A molecular latch and a method using
the latch that enables it to act as a state holding device,
perform voltage restoration, and to provide I/O isolation is
disclosed.},
url = {http://www.cs.cmu.edu/~seth/papers/patent04.pdf},
}
Related Papers
Molecular Electronics |
|
Nonphotolithographic Nanoscale Memory Density Prospects | pdf bib | |
Andre DeHon, Seth Copen Goldstein, Phil Kuekes, and Patrick Lincoln.
IEEE Transactions on Nanotechnology,
volume 4, pages 215–228, Mar 1990.
|
| @article{lincoln-tnano05,
title = {Nonphotolithographic Nanoscale Memory Density Prospects},
abstract = {Technologies are now emerging to construct
molecular-scale electronic wires and switches using bottom-up
self-assembly. This opens the possibility of constructing
nanoscale circuits and memories where active devices are just a
few nanometers square and wire pitches may be on the order of ten
nanometers. The features can be defined at this scale without
using photolithography. The available assembly techniques have
relatively high defect rates compared to conventional
lithographic integrated circuits and can only produce very
regular structures. Nonetheless, with proper memory organization,
it is reasonable to expect these technologies to provide memory
densities in excess of 10/sup 11/ b/cm/sup 2/ with modest active
power requirements under 0.6 W/Tb/s for random read operations.},
url = {http://www.cs.cmu.edu/~seth/papers/lincoln-tnano05.pdf},
journal = {IEEE Transactions on Nanotechnology},
author = {DeHon, Andre and Goldstein, Seth Copen and Kuekes, Phil
and Lincoln, Patrick},
year = {2005},
month = {Mar},
volume = {4},
issue = {2},
pages = {215-228},
keywords = {Fault and Defect Tolerance, electronic nanotechnology,
memory density, memory organization, molecular electronics},
doi = {10.1109/TNANO.2004.837849},
}
|
|
The impact of the nanoscale on computing systems | pdf bib | |
Seth Copen Goldstein.
In IEEE/ACM International Conference on Computer-Aided Design, 2005 (ICCAD 2005),
pages 655–661, Nov 1990.
|
| @inproceedings{goldstein-iccad05,
title = {The impact of the nanoscale on computing systems},
url = {http://www.cs.cmu.edu/~seth/papers/goldstein-iccad05.pdf},
booktitle = {IEEE/ACM International Conference on Computer-Aided
Design, 2005 (ICCAD 2005)},
author = {Goldstein, Seth Copen},
year = {2005},
pages = {655-661},
address = {San Jose, CA},
month = {Nov},
keywords = {Electronic Nanotechnology,molecular electronics},
}
|
|
Defect Tolerance at the End of the Roadmap | bib | |
Mahim Mishra and Seth Copen Goldstein.
In Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation,
1990.
|
| @incollection{mishra-nqmc04,
title = {Defect Tolerance at the End of the Roadmap},
booktitle = {Nano, Quantum and Molecular Computing: Implications to
High Level Design and Validation},
author = {Mishra, Mahim and Goldstein, Seth Copen},
year = {2004},
editor = {Sandeep K. Shukla and R. Iris Bahar},
publisher = {Kluwer Academic Publishers},
isbn = {1-4020-80670},
keywords = {Electronic Nanotechnology,Fault and Defect
Tolerance,Reconfigurable Computing,Phoenix,molecular
electronics},
}
|
|
Methods of chemically assembled electronic nanotechnology circuit fabrication | pdf bib | |
Seth Copen Goldstein and Daniel L. Rosewater.
United States Patent No. 7,064,000. Issued June 20, 2006,
Jul 1990.
|
| @misc{patent06,
author = {Goldstein, Seth Copen and Rosewater, Daniel L.},
title = {Methods of chemically assembled electronic nanotechnology
circuit fabrication},
howpublished = {United States Patent No. 7,064,000. Issued June 20,
2006},
month = {Jul},
year = {2004},
url = {http://www.cs.cmu.edu/~seth/papers/patent06.pdf},
keywords = {Molecular Electronics,Two-Terminal Devices},
abstract = {Chemically assembled electronic nanotechnology (CAEN)
provides an alternative to using Complementary Metal Oxide
Semiconductor (CMOS) for constructing circuits with feature sizes
in the tens of nanometers. A molecular latch and a method using
the latch that enables it to act as a state holding device,
perform voltage restoration, and to provide I/O isolation is
disclosed.},
url = {http://www.cs.cmu.edu/~seth/papers/patent06.pdf},
}
|
|
Molecules, Gates, Circuits, Computer | pdf bib | |
Seth Copen Goldstein and Mihai Budiu.
In Molecular Nanoelectronics,
Jan 1990.
|
| @incollection{goldstein-mn03,
title = {Molecules, Gates, Circuits, Computer},
url = {http://www.cs.cmu.edu/~seth/papers/goldstein-mn03.pdf},
booktitle = {Molecular Nanoelectronics},
author = {Goldstein, Seth Copen and Budiu, Mihai},
year = {2003},
editor = {Mark A. Reed and Takhee Lee},
publisher = {American Scientific Publishers},
address = {Stevenson Ranch, CA},
month = {Jan},
isbn = {1-588883-006-3},
keywords = {Asychronous Circuits,CAD,Electronic Nanotechnology,Fault
and Defect Tolerance,Reconfigurable Computing,Spatial
Computing,electronic nanotechnology,molecular electronics},
}
|
|
Nano, Quantum, and Molecular Computing: Are We Ready for the Validation and Test Challenges | pdf bib talk | |
Sandeep K. Shukla, Ramesh Karri, Seth Copen Goldstein, Forest Brewer, Kaustav Banerjee, and Sankar Basu.
In Eighth IEEE International High-Level Design Validation and Test Workshop,
pages 307, Nov 1990.
|
| @inproceedings{shukla-hldvt03,
title = {Nano, Quantum, and Molecular Computing: Are We Ready for
the Validation and Test Challenges},
url = {http://www.cs.cmu.edu/~seth/papers/shukla-hldvt03.pdf},
talk = {http://www.cs.cmu.edu/~seth/hldvt03-goldstein.pdf},
booktitle = {Eighth IEEE International High-Level Design Validation
and Test Workshop},
author = {Shukla, Sandeep K. and Karri, Ramesh and Goldstein, Seth
Copen and Brewer, Forest and Banerjee, Kaustav and Basu, Sankar},
year = {2003},
month = {Nov},
pages = {307},
address = {San Francisco, CA},
keywords = {Electronic Nanotechnology,Fault and Defect
Tolerance,molecular electronics},
}
|
|
Digital Logic Using Molecular Electronics | pdf bib | |
Dan Rosewater and Seth Copen Goldstein.
In IEEE International Solid-State Circuits Conference (ISSCC),
Feb 1990.
|
| @inproceedings{isscc02,
author = {Rosewater, Dan and Goldstein, Seth Copen},
title = {Digital Logic Using Molecular Electronics},
booktitle = {IEEE International Solid-State Circuits Conference
(ISSCC)},
year = {2002},
month = {Feb},
address = {San Francisco, CA},
keywords = {Electronic Nanotechnology,Molecular
Electronics,Two-Terminal Devices},
url = {http://www.cs.cmu.edu/~seth/papers/isscc02.pdf},
}
|
|
Molecular electronics: devices, systems and tools for gigagate,gigabit chips | pdf bib | |
Michael Butts, Andre DeHon, and Seth Copen Goldstein.
In International Conference on Computer-Aided Design ( ICCAD '02),
pages 433–440, Nov 1990.
|
| @inproceedings{butts-iccad02,
title = {Molecular electronics: devices, systems and tools for
gigagate,gigabit chips},
url = {http://www.cs.cmu.edu/~seth/papers/butts-iccad02.pdf},
doi = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.2002.1167569},
booktitle = {International Conference on Computer-Aided Design (
ICCAD '02)},
author = {Butts, Michael and DeHon, Andre and Goldstein, Seth
Copen},
abstract = {New electronics technologies are emerging which may
carry us beyond the limits of lithographic processing down to
molecular-scale feature sizes. Devices and interconnects can be
made from a variety of molecules and materials including bistable
and switchable organic molecules, carbon nanotubes, and,
single-crystal semiconductor nanowires. They can be
self-assembled into organized structures and attached onto
lithographic substrates. This tutorial reviews emerging
molecular-scale electronics technology for CAD and system
designers and highlights where ICCAD research can help support
this technology.},
address = {San Jose, CA},
year = {2002},
pages = {433-440},
note = {invited tutorial at},
month = {Nov},
keywords = {Electronic Nanotechnology,Reconfigurable
Computing,molecular electronics},
}
|
|
Molecular scale latch and associated clocking scheme to provide gain, memory and I/O isolation | pdf bib | |
Seth Copen Goldstein and Daniel L. Rosewater.
United States Patent No. 6,777,982. Issued August 17, 2004,
Apr 1990.
|
| @misc{patent04,
author = {Goldstein, Seth Copen and Rosewater, Daniel L.},
title = {Molecular scale latch and associated clocking scheme to
provide gain, memory and I/O isolation},
howpublished = {United States Patent No. 6,777,982. Issued August
17, 2004},
month = {Apr},
url = {http://www.cs.cmu.edu/~seth/papers/patent04.pdf},
year = {2002},
keywords = {Molecular Electronics,Two-Terminal Devices},
abstract = {Chemically assembled electronic nanotechnology (CAEN)
provides an alternative to using Complementary Metal Oxide
Semiconductor (CMOS) for constructing circuits with feature sizes
in the tens of nanometers. A molecular latch and a method using
the latch that enables it to act as a state holding device,
perform voltage restoration, and to provide I/O isolation is
disclosed.},
url = {http://www.cs.cmu.edu/~seth/papers/patent04.pdf},
}
|
|
MolSpice: Designing Molecular Logic Circuits | pdf bib | |
Seth Copen Goldstein, James Ellenbogen, David Almassiam, Matt Brown, Mark Cannarsa, Jesse Klein, Schuyler Schell, Geoff Washburn, and Matthew M Ziegler.
In Ninth Foresight Conference on Molecular Nanotechnology,
Nov 1990.
|
| @inproceedings{goldstein-foresight01,
author = {Goldstein, Seth Copen and Ellenbogen, James and Almassiam,
David and Brown, Matt and Cannarsa, Mark and Klein, Jesse and
Schell, Schuyler and Washburn, Geoff and Ziegler, Matthew M},
title = {MolSpice: Designing Molecular Logic Circuits},
booktitle = {Ninth Foresight Conference on Molecular
Nanotechnology},
url = {http://www.cs.cmu.edu/~seth/papers/goldstein-foresight01.pdf},
year = {2001},
month = {Nov},
address = {Santa Clara, CA},
keywords = {Electronic Nanotechnology, Molecular Electronics, CAD},
}
|
|
NanoFabrics: Extending Moore's Law Beyond the CMOS Era | pdf bib | |
Seth Copen Goldstein.
In The 10th International Conference on Architectural Support for Programming Languages and Operating Systems. (ASPLOS 'IX),
Nov 1990.
|
| @inproceedings{goldstein-asplos00,
title = {NanoFabrics: Extending Moore's Law Beyond the CMOS Era},
url = {http://www.cs.cmu.edu/~seth/papers/goldstein-asplos00.pdf},
booktitle = {The 10th International Conference on Architectural
Support for Programming Languages and Operating Systems. (ASPLOS
'IX)},
author = {Goldstein, Seth Copen},
address = {Cambridge, MA},
year = {2000},
month = {Nov},
keywords = {Electronic Nanotechnology,Fault and Defect
Tolerance,Molecular Electronics,Reconfigurable Computing},
}
|
Two-Terminal Devices |
|
Methods of chemically assembled electronic nanotechnology circuit fabrication | pdf bib | |
Seth Copen Goldstein and Daniel L. Rosewater.
United States Patent No. 7,064,000. Issued June 20, 2006,
Jul 1990.
|
| @misc{patent06,
author = {Goldstein, Seth Copen and Rosewater, Daniel L.},
title = {Methods of chemically assembled electronic nanotechnology
circuit fabrication},
howpublished = {United States Patent No. 7,064,000. Issued June 20,
2006},
month = {Jul},
year = {2004},
url = {http://www.cs.cmu.edu/~seth/papers/patent06.pdf},
keywords = {Molecular Electronics,Two-Terminal Devices},
abstract = {Chemically assembled electronic nanotechnology (CAEN)
provides an alternative to using Complementary Metal Oxide
Semiconductor (CMOS) for constructing circuits with feature sizes
in the tens of nanometers. A molecular latch and a method using
the latch that enables it to act as a state holding device,
perform voltage restoration, and to provide I/O isolation is
disclosed.},
url = {http://www.cs.cmu.edu/~seth/papers/patent06.pdf},
}
|
|
Digital Logic Using Molecular Electronics | pdf bib | |
Dan Rosewater and Seth Copen Goldstein.
In IEEE International Solid-State Circuits Conference (ISSCC),
Feb 1990.
|
| @inproceedings{isscc02,
author = {Rosewater, Dan and Goldstein, Seth Copen},
title = {Digital Logic Using Molecular Electronics},
booktitle = {IEEE International Solid-State Circuits Conference
(ISSCC)},
year = {2002},
month = {Feb},
address = {San Francisco, CA},
keywords = {Electronic Nanotechnology,Molecular
Electronics,Two-Terminal Devices},
url = {http://www.cs.cmu.edu/~seth/papers/isscc02.pdf},
}
|
|
Molecular scale latch and associated clocking scheme to provide gain, memory and I/O isolation | pdf bib | |
Seth Copen Goldstein and Daniel L. Rosewater.
United States Patent No. 6,777,982. Issued August 17, 2004,
Apr 1990.
|
| @misc{patent04,
author = {Goldstein, Seth Copen and Rosewater, Daniel L.},
title = {Molecular scale latch and associated clocking scheme to
provide gain, memory and I/O isolation},
howpublished = {United States Patent No. 6,777,982. Issued August
17, 2004},
month = {Apr},
url = {http://www.cs.cmu.edu/~seth/papers/patent04.pdf},
year = {2002},
keywords = {Molecular Electronics,Two-Terminal Devices},
abstract = {Chemically assembled electronic nanotechnology (CAEN)
provides an alternative to using Complementary Metal Oxide
Semiconductor (CMOS) for constructing circuits with feature sizes
in the tens of nanometers. A molecular latch and a method using
the latch that enables it to act as a state holding device,
perform voltage restoration, and to provide I/O isolation is
disclosed.},
url = {http://www.cs.cmu.edu/~seth/papers/patent04.pdf},
}
|
Back to publications list
|