


Reconfigurable Nanoelectronics and Defect Tolerance

Seth Copen Goldstein
Carnegie Mellon University
seth@cs.cmu.edu

HLDVT
11/13/03

What Comes Next?





Technology Shifts

- Size of Devices
⇒ Inches to Microns to **Nanometers**
- Type of Interconnect
⇒ Rods to Lithowires to **Nanowires**
- Method of Fabrication
⇒ Hammers to Light to **Self-Assembly**
- Largest Sustainable System
⇒ 10^1 to 10^8 to **10^{12}**
- Reliability
⇒ Bad to Excellent to **Unknown**

Size Matters

As we scale down:



- Devices become
 - more variable
 - more faulty (defects & faults)
 - numerous
- Fabrication becomes
 - More constrained
 - More expensive
- Design becomes
 - More complicated
 - More expensive



Size Matters

As we scale down:




- Devices become
 - more variable
 - more faulty (defects & faults)
 - numerous
- Fabrication becomes
 - More constrained
 - More expensive
- Design becomes
 - More complicated
 - More expensive



Requires:

- Defect tolerant architectures
- Higher level specification
- Universal substrate

Size Matters




Defect Tolerant Architectures

- Features:
 - Regular topology
 - Homogenous resources
 - Fine-grained?
 - Post-fabrication modification
- Example from today: DRAM
 - Requires external device for testing
 - Requires external device for repair
- Logic? **FPGA**

Key is redundancy

FPGA






Reconfigurable Computing

General-Purpose

Custom Hardware


General-Purpose
Custom Hardware

```
int reverse(int x)
{
    int k,r=0;
    for (k=0; k<64; k++)
        r |= x&1;
        x = x >> 1;
        r = r << 1;
}
int func(int* a,int *b)
{
    int i,sum=0;
    for (i=0; i<64; i++)
        sum+=reverse(a[i]);
}
```



Reconfigurability & DFT

Place & Route




- FPGA computing fabric
 - Regular
 - periodic
 - Fine-grained
 - Homogenous
- programs \Rightarrow circuits


Reconfigurability & DFT

- FPGA computing fabric
 - Regular
 - periodic
 - Fine-grained
 - Homogenous
- programs \Rightarrow circuits
- Aides defect tolerance


Place & Route



Place & Route




DFT tool flow




Finding The Defects

- Need to discover the characteristics of the individual components, but
- Can't selectively stimulate or probe the components
- **Download test machines**




≈ Built-In Self-Test




Configure testers vertically

Configure the device to test itself!

≈ Built-In Self-Test




Configure testers vertically



Configure testers horizontally

Configure the device to test itself!



≈ Built-In Self-Test



Combine data
And
Identify fault!

Configure the device to test itself!

What if more defects?





Configure testers vertically

Configure testers horizontally

Configure the device to test itself!

What if more defects?






Configure testers vertically

Configure testers horizontally


Configure the device to test itself!

What if more defects?



- Need more complex testing methods as defect rate increases
- Key insight: Testers need to return more than binary information


High Defect Rates: Our Algorithm



2 key ideas:

- More **powerful test-circuits**
 - More than binary info; e.g. approximate defect counts
- More **powerful analysis techniques**

High Defect Rates: Our Algorithm



How It Works

See [Mahim Mishra's Talk](#) at ITC '03
 (Can be found at www.cs.cmu.edu/~phoenix)

Reconfigurable Computing




General-Purpose

Custom Hardware

General-Purpose Custom Hardware

```

int reverse(int x)
{
    int k,r=0;
    for (k=0; k<64; k++)
        r |= x&1;
        x = x >> 1;
        r = r << 1;
}
int func(int* a,int *b)
{
    int i,ans=0;
    for (i=0; *a<0; i++)
        ans+=*a;
}
    
```



Logic Blocks

Routing Resources

Advantages of Reconfigurable


- Flexibility of a processor
- Performance of custom hardware

Near


You have to

- Store and
 - Address
- the configuration


Heart of an FPGA




Key Component: Reconfigurable Switch



Key Component: Reconfigurable Switch





Key Component: Reconfigurable Switch




Key Component: Reconfigurable Switch

Reconfigurable Molecular Switch:
Eliminates overhead for reconfigurable computing



The Molecular Electronics Advantage: A Reconfigurable Switch




- Each crosspoint is a reconfigurable switch
- Can be programmed using the signal wires


Eliminates overhead found in CMOS FPGAs!

Fabrication Is Different


- Devices & wires alone are not useful
- Key to nanoscale computing is **bottom-up assembly**



Building a Computing Crystal




Building a Computing Crystal




Implications

- Devices only at cross-points (only 2 terminal devices?)
- Only regular structures
- Defect-tolerance required
- Functionality must be added post-fabrication \rightarrow Reconfigurable!


Abstraction Layers Still OK?



Breaking Abstractions



E.g., Asynchronous Design




- Tolerant of
 - Layout
 - Parametric variation
 - Variable Latency Operations
- Low-power
- Natural implementation for dataflow
- Attacks other problems (e.g., clock skew, distribution, ...)

E.g., ISA has to go?

- Current ISA hides too much
 - Good for
 - Forward compatibility
 - Human oriented assembly
 - Ad hoc additions
 - Bad for
 - Exploiting resources
 - Managing new constraints, e.g., power
 - exploiting compiler
 - Verification
- What can replace ISA?
- In general, **how do we eliminate barriers without increasing complexity?**

Another Consideration: Power



□ Power densities too high to keep junctions at low temps

Source: Irwin & Borkar, De Intel®

Power \propto 1/Parallel

- $P \propto CV^2F$
- $F \propto \frac{(V-V^{th})^{5/4}}{V}$, for CMOS
- In relevant range: $F \propto V$
- So, $P \propto CF^3$
- Also, $1/A \propto T^n$, early VLSI theory result ($1 \leq n \leq 2$)
- If we fix T , then $F^{-1} \propto T$, $F \propto A^{-1/n}$
- If $n=2$, $P \propto CA^{-3/2}$
- If $C \propto A$, $P \propto A^{-1}$




Reconfigurable Computing

General-Purpose

Custom Hardware

General-Purpose
Custom Hardware

```
int reverse(int x)
{
  int k,r=0;
  for (k=0; k<64; k++)
    r |= x&1;
    x = x >> 1;
    r = r << 1;
}
int func(int* a,int *b)
{
  int i,sum=0;
  for (i=0; *a<0; i++)
    sum+=reverse(*a);
}
```



Logic Blocks
Routing Resources

Spanning 10-orders of Magnitude

1 Program



Phoenix



10 Billion Gates

Compilers

Theory


Architecture

Bryant's Law

- Processor verification is always **10 years behind**
- What to do?

Don't use processors!

Circuits From Compilers



Conclusions

- Reconfigurable Computing is inevitable
 - Cost of manufacturing
 - Defect tolerance
 - Fabrication constraints
- X-point (e.g., Molecular) switches are ideal for reconfigurable device
- EN: New constraints, but huge potential
 - Billions of devices per cm^2
 - Ultra-low power
 - Faster design time
 - Easier verification

Conclusions - 2

- New Abstractions are required
 - Defect tolerance
 - Spatial Computing
 - Asynchronous Circuits
- Abstraction Requirements:
 - Tool friendly not human friendly
 - Support parallel research activities
 - Promote interdisciplinary research