\begin{thebibliography}{10}

\bibitem{annaratone87e}
M.~Annaratone, E.~Arnould, T.~Gross, H.~T. Kung, M.~Lam, O.~Menzilcioglu, and
  J.~Webb.
\newblock The {W}arp computer: Architecture, implementation, and performance.
\newblock {\em IEEE Transactions on Computers}, C-36(12):1523--1538, December
  1987.

\bibitem{babb84}
R.~G. Babb.
\newblock Parallel processing with large grain data flow techniques.
\newblock {\em Computer}, 17, July 1984.

\bibitem{hamey87}
L.~G. Hamey, J.~Webb, and I.~C. Wu.
\newblock Low-level vision on {W}arp and the {Apply} programming model.
\newblock In J.~Kowalik, editor, {\em Parallel Computation and Computers for
  Artificial Intelligence}. Kluwer Academic Publishers, 1987.

\bibitem{lee89}
E.~A. Lee, W.~Ho, E.~Goei, J.~Bier, and S.~Bhattacharyya.
\newblock Gabriel: A design environment for {DSP}.
\newblock {\em IEEE Transactions on Acoustics, Speech, and Signal Processing},
  37(11):1751--1762, November 1989.

\bibitem{lee87}
E.~A. Lee and D.~G. Messerschmitt.
\newblock Static scheduling of synchronous data flow programs for digital
  signal processing.
\newblock {\em IEEE Transactions on Computers}, C-36(1):24--35, January 1987.

\bibitem{menzilcioglu89}
O.~Menzilcioglu, H.~T. Kung, and S.~W. Song.
\newblock Comprehensive evaluation of a two-dimensional configurable array.
\newblock In {\em Proceedings of the Nineteenth International Symposium on
  Fault-Tolerant Computing}, pages 93--100. IEEE, 1989.

\bibitem{nicol91}
D.~M. Nicol and D.~R. O'Hallaron.
\newblock Efficient algorithms for mapping pipelined and parallel computations.
\newblock {\em IEEE Transactions on Computers}, 40(3):295--306, March 1991.

\bibitem{ohallaron91b}
D.~R. O'Hallaron.
\newblock The assign parallel programming generator.
\newblock Technical Report CMU-CS-91-141, Carnegie Mellon University, 1991.

\bibitem{oppenheim83}
A.~Oppenheim, A.~Willsky, and I.~Young.
\newblock {\em Signals and Systems}.
\newblock Prentice-Hall, Englewood Cliffs, NJ, 1983.

\bibitem{printz89}
H.~Printz, H.~T. Kung, T.~Mummert, and P.~Scherer.
\newblock Automatic mapping of large signal processing systems to a parallel
  machine.
\newblock In {\em Proceedings of SPIE Symposium, Real-Time Signal Processing
  XI}, San Diego, CA, August 1989. Society of Photo-Optical Instrumentation
  Engineers.

\bibitem{ribas90}
H.~B. Ribas.
\newblock Automatic generation of systolic programs from nested loops.
\newblock Technical Report CMU-CS-90-143, Department of Computer Science,
  Carnegie-Mellon University, June 1990.

\bibitem{borkar88}
{S. Borkar et. al.}
\newblock i{W}arp: An integrated solution to high-speed parallel computing.
\newblock In {\em Supercomputing '88}, Kissimmee, FL, November 1988.

\bibitem{borkar90}
{S. Borkar et. al.}
\newblock Supporting systolic and memory communication in i{W}arp.
\newblock In {\em 17th Annual International Symposium on Computer
  Architecture}. IEEE Computer Society and ACM, May 1990.

\bibitem{sih90}
G.~C. Sih and E.~A. Lee.
\newblock Scheduling to account for interprocessor communication within
  interconnection-constrained processor networks.
\newblock In {\em Proceedings of the 1988 International Conference on Parallel
  Processing}, August 1990.

\bibitem{tseng89}
P.~S. Tseng.
\newblock A parallelizing compiler for distributed memory parallel computers.
\newblock Technical Report CMU-CS-89-148, Department of Computer Science,
  Carnegie-Mellon University, May 1989.

\end{thebibliography}
