

NSF NanoComputing Workshop

Paul D. Franzon and Seth Goldstein

paul_franzon@ncsu.edu, seth@cs.cmu.edu

The 21st and a Half Century



► The Century of NanoTechnology


► Promises of nanotechnology

- ◆ Better engineered materials
- ◆ True genetic and bio-engineering at the DNA, cell, bacteria, protein and virus level
- ◆ Better devices for interacting between the 'real' and 'synthetic' (computed?) worlds
 - Displays, sensors, direct organism interfaces
- ◆ Better devices for processing information
 - Electronic switches, DNA, quantum, etc.
 - Scaling beyond the end of the ITRS

2

The End is Nigh???

The 18 nm Transistor



Deep Scaling - World's Shortest Gate Length FET (18 nm)
 With Useful Electrical Characteristics (IEDM 1999)

DARPA Tech 2000

3

What Does This Mean?

During the working lifetimes of our students, Solid State electronics will become the hotbed of innovation that magnetic transformer technology is today

► How to prepare

- ◆ Our Undergraduate students?
- ◆ Our Professional MS Graduate students?
- ◆ Our Ph.D. students?
- ◆ Ourselves, as we focus on problems with a five to twenty year horizon?
- ◆ The possible research agenda and organization of CISE?

4

Random Thoughts

► Education

- ◆ Return to Fundamentals
 - More Chemistry & Quantum Physics
 - Less solid state

► Research Agenda

- ◆ Design of NanoComputers
- ◆ Better approaches for integrating the "real" and "synthetic" worlds
- ◆ Emergence of the discipline of NanoEngineering
 - Science & Nature → Product SpecSheet

5

Workshop Output

► Report to NSF

- ◆ Topical focus for future CISE Nano Initiatives
 - NSEC focus this year on "Manufacturing"
 - How to arrive at a CISE-inclusive NSEC for next year. E.g. steer it towards a system focus.
 - Other ways to determine Research Agenda
- ◆ How to encourage strong CS and CPE participation in NanoScience and NanoEngineering?
 - E.g. Cross-disciplinary workshop
- ◆ How to better prepare the National Workforce for the Century of NanoTechnology?
 - E.g. Supported education activities & infrastructure

6

Possible Research Agendas

- ▷ **Abstractions**
 - ◆ For Design Automation
- ▷ **Approaches**
 - ◆ Nanotech-specific
 - E.g. architectures that suit nanodevices
 - ◆ More general
 - E.g. RAS in high defect and high fault environments
- ▷ **“Outside the Box”**
 - ◆ E.g. Sensor/computing integration
- ▷ **Cross-disciplinary activities**
 - ◆ E.g. Algorithms for nanotech

7

“Grand Challenge Problems”

- ▷ **Designing the 10^{13} transistor computer**
- ▷ **Seamless Man-Machine interface**
- ▷ **Nanosensor Sensor Net with local computation**
 - ◆ Nanocentric Ubiquitous Computing
- ▷

8

Education

- ▷ **Undergraduate**
- ▷ **Graduate (MS)**
- ▷ **Graduate (PhD)**

9