ABHILASHA JAIN abhilashajain@cmu.edu | +1-217-904-4862 | www.cs.cmu.edu

anniasnajam@cmu.edu $+1$ -217-904-4802 www.cs.cmu.edu/~anniasj	
Interests	
Computer Systems and Architecture, Designing efficient memory subsystems, hardware/software of the computer Systems and Architecture, Designing efficient memory subsystems, hardware/software of the computer Systems and Architecture, Designing efficient memory subsystems, hardware/software of the computer Systems and Architecture, Designing efficient memory subsystems, hardware/software of the computer Systems and Architecture, Designing efficient memory subsystems, hardware/software of the computer Systems and Architecture, Designing efficient memory subsystems, hardware/software of the computer Systems and Architecture, Designing efficient memory subsystems and the computer Systems and the computer Systems and	o-design
EDUCATION	
Ph.D., Carnegie Mellon University Computer Science	2019 progent
Advisor: Prof. Phillip B. Gibbons	2018-present
M.S., Carnegie Mellon University	
Electrical and Computer Engineering	2016-2018
B.Tech., Manipal Institute of Technology	2010 2010
Electronics and Communication Engineering	2012-2016
Research Experience	
Systems for Robotics and AI	March 2018 - Present
• Exploring the computational challenges in AI and Robotics, specifically reinforcement learning.	
 Motivating the need for specialized systems and architectures in such domains. 	
 Cross-layer memory abstraction for enhanced performance and portability Motivated the need to express program semantics to OS and hardware to improve performance Designed and implemented new hardware caching and prefetching policies to leverage the additional Achieved up-to 2.6x reduction in execution time for Polybench workloads compared to state-of-to Demonstrated reduction in performance variance from 55% to 6% across different last-level cache 	onal software context.
Publications	
Nandita Vijaykumar, Abhilasha Jain , Diptesh Majumdar, Kevin Hsieh, Gennady Pekhimenko, H Nastaran Hajinazar, Philip B. Gibbons and Onur Mutlu. <i>A Case for Richer Cross-layer Abstractic Semantic Gap with Expressive Memory</i> , International Symposium on Computer Architecture (ISC)	ons: Bridging the
Abhilasha Jain , Dhananjay Sahoo, B. S. R. Sarvani, K. Sukumar, Ritvik Gupta, and Adheesh B and characterization of a COTS thermal camera for space, Aerospace Conference	Soratkar, Calibration 2016
Abhilasha Jain, and Chandrasekhar Nagarajan, Efficient Control Algorithm for a Smart Solar S	
International Conference on Next Generation Mobile Applications, Services and Technologies	2015
Projects	
 Code transformation to eliminate insignificant writes to NVMs Motivated write traffic reduction for machine learning applications on NVMs owing to NVM rea Implemented compile time transformation in LLVM to eliminate insignificant writes. 	Jan - May 2017 ad-write asymmetry.
• Reduced writes by 10% with a maximum overhead of 3% extra reads without any application co	ode change.
Accelerating single source shortest path (SSSP) using processing-in-memory • Designed an on-chip accelerator for in-memory graph processing using 3D stacked memory technology.	Jan - May 2017 nologies.
• Developed a custom processing core and a specialized interconnect for efficient communication by	between the cores.
• Achieved a maximum of 8x run-time improvement for SSSP compared to a single-threaded CPU	implementation.
Binary-tree searches using hybrid FPGA-CPU systems • Accelerated binary tree searches using the Xilinx Zedboard All programmable SOC.	Aug - Dec 2016
• Designed custom search kernels that run parallel searches on the FPGA.	
• Converted a large binary tree into multiple smaller trees on an ARM CPU and then transferred	to FPGA for search.
Co-Curricular Projects	
 Student satellite for thermal imaging Headed the payload subsystem responsible for the thermal imaging payload of the satellite. Lead the end-to-end interfacing, integration, calibration and qualification of a COTS Thermal In 	Aug 2013 - Feb 2016 nfrared Camera.
Work Experience	
Renesas Electronics, Singapore: Embedded Design Intern	Jan - May 2016
Bhabha Atomic Research Center, India: Project Trainee, Electronics Division	June - July 2014
Skills	
Languages: C, C++, Python, Verilog, Assembly(ARM, x86)	
Tools/Simulators: PIN, ZSim, LLVM, MATLAB, Vivado HLS, Xilinx ISE	
RELEVANT COURSEWORK	

Human-Computer Interaction, Planning in Robotics, Advanced Storage Systems, Graduate Computer Architecture, Optimizing Compilers for Modern Architectures, Foundations of Computer Systems