18-742: Computer Architecture & Systems

Row Hammer

Prof. Phillip Gibbons

Spring 2025, Lecture 19

"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors"

Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, Onur Mutlu 2014

- Yoongu: CMU PhD, now Google
- Ross: CMU student, now Stanford PhD
- Jeremie: CMU MS, now CMU PhD
- Chris F: CMU PhD, now Fastly
- Ji-Hye: CMU student, now ??
- Donghyuk: CMU PhD, now Nvidia
- Chris W: Intel Principal Eng., CMU MS
- Konrad: ex-Intel
- Onur: CMU prof, now ETH
 - Young Architect Award, Maurice Wilkes Award, ACM/IEEE Fellow



















50 Years of Microprocessor Trend Data




DRAM Organization

dxwDRAM:

 d·w total bits organized as d supercells of size w bits





Reading DRAM Supercell (2,1)

Step 1(a): Row access strobe (RAS) selects row 2.

Operation

1. Open Row


3. Close Row


2. Read/Write Column

Refresh (Section 2.4)

REFRESH (REF)

Step 1(b): Raising wordline causes Row 2 to be copied from DRAM array to row buffer.






Reading DRAM Supercell (2,1)


Step 2(a): Column access strobe (CAS) selects column 1.

Step 2(b): Supercell (2,1) copied from buffer to data lines, and back to CPU.



Reading DRAM Supercell (2,1)


Step 3: To serve a different RAS, first lower wordline to close row 2 and empty row buffer.




Operation	Command	Address(es)
 Open Row Read/Write Column Close Row 	ACTIVATE (ACT) READ/WRITE PRECHARGE (PRE)	Bank, Row Bank, Column Bank
Refresh (Section 2.4)	REFRESH (REF)	

 t_{RC} ~ 50 nanosecs between reopening same row

DRAM Rank





Shrinking DRAM Process Technology

Benefits

- Reduces cost-per-bit
- Desired capacity w/fewer DIMMs: smaller form factor

Reliability challenges

- Holds limited charge: reduces noise margin, vulnerable to loss
- Proximity: electromagnetic coupling effects
- High variation: more cells susceptible to inter-cell crosstalk

Key Findings

- Disturbance errors are widespread in commodity DRAM
 - Disturbable cells exist in 110 of 129 tested modules (all of 2012-13)
 - Intel filed Row Hammer patents in 2014 (paper was under review)
- Simple user-level programs can induce such errors
- Root cause is the repeated toggling of a row's wordline
 - Voltage fluctuation causes nearby rows to rapidly lose charge
 - As few as 139K times suffice
- Up to 1 in 1.7K cells is disturbable
- Propose probabilistic adjacent row refresh as mitigation

Assembly Code on Intel/AMD Machines

```
      1 code1a:
      1 code1b:

      2 mov (X), %eax
      2 mov (X), %eax

      3 mov (Y), %ebx
      3 clflush (X)

      4 clflush (X)
      4

      5 clflush (Y)
      5

      6 mfence
      6 mfence

      7 jmp code1a
      7 jmp code1b
```

a. Induces errors

b. Does not induce errors

Bit-Flip	Sandy Bridge	Ivy Bridge	Haswell	Piledriver
'0' → '1'	7,992	10,273	11,404	47
'1' → '0'	8,125	10,449	11,467	12


Errors vs. Manufacturing Date

```
1 TestBulk(AI, RI, DP)
2 setAI(AI)
3 setRI(RI)
4 N \leftarrow (2 \times RI)/AI
5
6 writeAll(DP)
7 for r \leftarrow 0 \cdots ROW_{MAX}
8 for i \leftarrow 0 \cdots N
9 ACT r^{th} row
10 READ 0^{th} col.
11 PRE r^{th} row
12 readAll()
13 findErrors()
```

a. Test all rows at once

Access Pattern	Disturbance Errors?
1. $(open-read-close)^N$	Yes
2. $(open-write-close)^N$	Yes
3. open–read N –close	No
4. open–write N –close	No

FPGA experiments to raw DRAM (Activation Interval, Refresh Interval, Data Pattern)



Discussion: Summary Question #1

What Did the Paper Get Right?

State the 3 most important things the paper says.

These could be some combination of the motivations, observations, interesting parts of the design, or clever parts of the implementation.


Uncorrectable Multi-Bit Errors


For single error-correction codes on 64-bit words

Modulo	Number of 64-bit words with X errors			
Module	X = 1	X = 2	X = 3	X = 4
A ₂₃	9,709,721	181,856	2,248	18
B ₁₁	2,632,280	13,638	47	0
C ₁₉	141,821	42	0	0


Table 5. Uncorrectable multi-bit errors (in bold)

Victim Cells/Rows per Aggressor Row





Which Rows Affected by Aggressor Row



Causes for ^{-1,1}: Manufacturer-dependent mappings, remappings

Num Errors for Different Data Patterns

Modulo	TestBulk(DP) + TestBulk($\sim DP$)			
Module -	Solid	RowStripe	ColStripe	Checkered
A ₂₃	112,123	1,318,603	763,763	934,536
B ₁₁	12,050	320,095	9,610	302,306
C ₁₉	57	20,770	130	29,283

Error is always in discharge direction, which can be 1->0 (for true-cells) or 0->1 (for anti-cells).

DP matters in some complicated way.

Sensitivity Results

- Error are mostly repeatable
- Victim cells ≠ Weak (leakier) cells
- Not strongly effected by temperature

Discussion: Summary Question #2

What Did the Paper Get Wrong?

Describe the paper's single most glaring deficiency.

Every paper has some fault. Perhaps an experiment was poorly designed or the main idea had a narrow scope or applicability.

Possible Row Hammer Mitigations

- Make better chips
- Correct errors
- Refresh all rows frequently
- Retire cells (manufacturer)
- Retire cells (end-user)
- Identify "hot" rows & refresh neighbors
- PARA next slide

PARA: Probabilistic Adjacent Row Refresh

Duration	$N_{th}=50K$	$N_{th} = 100K$	$N_{th}=200K$
64ms 1 year	1.4×10^{-11} 6.8×10^{-3}	1.9×10^{-22} 9.4×10^{-14}	3.6×10^{-44} 1.8×10^{-35}

Table 7. Error probabilities for PARA when p=0.001


Requires manufacturers to expose their mappings & remappings

Higher & higher p to keep up with lower $N_{th} =>$ Frequent refreshes are an attack on their neighbors!


"Scalable and Secure Row-Swap: Efficient and Safe Row Hammer Mitigation in Memory Systems"

Jeonghyun Woo, Gururaj Saileshwar, Prashant J. Nair 2023

Randomized Row-Swap (prior SOTA) is not secure



Instead, don't unswap




Then do periodic lazy eviction of RIT

"Scalable and Secure Row-Swap: Efficient and Safe Row Hammer Mitigation in Memory Systems"

Jeonghyun Woo, Gururaj Saileshwar, Prashant J. Nair 2023

Finally, track swap counts




When too much swapping, pin row in LLC for refresh epoch

All accesses hit in LLC and don't go to memory

BACKUP SLIDES

Num Errors Varying Refresh Interval



Num Errors Varying Activations/RI

