Andrew ID: Full Name:

Hint: This is an old school handwritten exam. There is no authenticated login. If we can't read your AndrewID, we won't easily know who should get credit for this exam. If we can't read either your AndrewID or Full Name, we're in real bind. Please write neatly:-)

18-213/18-613, Fall 2021 Final Exam

Makeup-Backup

Instructions:

- Make sure that your exam is not missing any sheets (check page numbers at bottom)
- Write your Andrew ID and full name on this page (and we suggest on each and every page)
- This exam is closed book and closed notes (except for 2 double-sided note sheets).
- You may not use any electronic devices or anything other than what we provide, your notes sheets, and writing implements, such as pens and pencils.
- Write your answers in the space provided for the problem.
- If you make a mess, clearly indicate your final answer.
- The exam has a maximum score of 100 points.
- The point value of each problem is indicated.
- Good luck!

Problem #	Scope	Max Points	Score
1	Data Representation: "Simple" Scalars: Ints and Floats	10	
2	Data Representation: Arrays, Structs, Unions, and Alignment	10	
3	Assembly, Stack Discipline, Calling Convention, and x86-64 ISA	15	
4	Caching, Locality, Memory Hierarchy, Effective Access Time	15	
5	Malloc(), Free(), and User-Level Memory Allocation	10	
6	Virtual Memory, Paging, and the TLB	15	
7	Process Representation and Lifecycle + Signals and Files	10	
8	Concurrency Control: Maladies, Semaphores, Mutexes, BB, RW	15	
TOTAL	Total points across all problems	100	

Question 1: Representation: "Simple" Scalars (10 points)

Part A: Integers (5 points, 1 point per blank)

Assume we are running code on two machines using two's complement arithmetic for signed integers.

- Machine 1 has 4-bit integers
- Machine 2 has 8-bit integers.

Fill in the five empty boxes in the table below when possible and indicate "UNABLE" when impossible.

	Machine 1: 4-bit w/2s complement signed	Machine 2: 8-bit w/2s complement signed
Binary representation of 11 decimal		
Binary representation of -6 decimal		
Binary representation of - Tmin		
Binary representation of -1 decimal		

Part B: Floats (5 points, 1/2 point per blank)

For this problem, please consider a floating point number representation based upon an IEEE-like floating point format as described below.

- Format A:
 - o There are 6 bits
 - There is 1 sign bit s.
 - There are k = 3 exponent bits.
 - You need to determine the number of fraction bits.
- Format B:
 - o There are 6 bits
 - There is 1 sign bit s.
 - There are n = 3 fraction bits.

Fill in the empty (non grayed-out) boxes on the net page as instructed

	Format A	Format B
Total Number of Bits (Decimal)	6	6
Number of Sign Bits (Decimal)	1	1
Number of Fraction Bits (Decimal)		
Number of Exponent Bits (Decimal)	3	
Bias (Decimal)		
-Infinity (Binary bit pattern)		
101010 (Decimal value, unrounded)		
000010 (Decimal value, unrounded)		
0 (Binary bit pattern)		
<pre>// x,y, and z are floats (x*y/z) == (x/z*y)</pre>	Circle one: Always equal Always unequal It depends	

Question 2: Representation: Arrays, Structs, Unions, Alignment, etc. (10 points)

Part A: Arrays (5 points)

Consider the following code running in an x86-64 system with 8-byte pointers and 4-byte ints. Assume it successfully prints each and every element of the numbers array.

```
void fn(int **numbers) {
  for (int row=0; row < 3; row++)
    for (int col=0; col < 2; col++)
      printf ("numbers[%d][%d]=%d", row, col, numbers[row][col]);
}</pre>
```

2(A)(1) (1 point): How many bytes are allocated to numbers? (Write "UNKNOWN" if not knowable).

Hint: Think sizeof()

2(A)(2) (1 point): What is the minimum size of the memory allocation directly referenced by numbers?

2(A)(3) (3 points) Write C Language code to free all dynamic memory associated with numbers. It is not necessary to set the numbers pointer to NULL once done.

```
void fn(int **numbers) {
```

}

Question 2: Representation: Arrays, Structs, Unions, Alignment, etc. (10 points)

Part B: Structs, Unions, and Alignment (5 points)

For this question please assume "Natural alignment", in other words, please assume that each type must be aligned to a multiple of its data type size.

Please consider the following struct:

2(B)(1) (1 point): What would you expect to be the value of the expression below? sizeof(struct partB)

2(B)(2) (1 points): Rewrite the struct above to minimize its size after alignment-mandated padding:

Soln: Answers may vary but should all be the same size as this:

} partB;

struct {

2(B)(3) (1 points): How many bytes are required for the struct you designed for 2(B)(2) above?

2(B)(3) (1 points): How many bytes are required for the following union? *Hint:* Think sizeof()

2(B)(4) (1 points): Given the definition above and the code below, and assuming an x86-64 host, is the code below guaranteed to print the same value twice? Why or why not?

```
union u;
scanf("%d", &u.i);
printf ("%d\n", u.i);
printf ("%ld\n", u.l);
```

Question 3: Assembly, Stack Discipline, Calling Convention, and x86-64 ISA

Part A: Loops and Calling Convention (7 points)

Consider the following code:

```
function:
.LFB0:
       pusnq
movq %rsp, %rup
subq $32, %rsp
movl %edi, -20(%rbp)
movl %esi, -24(%rbp)
movl -20(%rbp), %eax
movl %eax, -4(%rbp)
jmp .L2
         pushq %rbp
.L5:
                  $0, -8(%rbp)
         movl
         jmp .L3
.L4:
         addl $1, -8(%rbp)
.L3:
         movl
                  -8(%rbp), %eax
         cmpl -4(%rbp), %eax
         jl
                   .L4
                                  # 88 is ASCII for 'X"
                  $88, %edi
         movl
         call putchar
         movl $10, %edi
call putchar
addl $1, -4(%rbp)
                                            # 10 is ASCII for '\n'
.L2:
         movl -4(%rbp), %eax
         cmpl
                  -24(%rbp), %eax
                    .L5
         jl
         nop
          leave
         ret
```

3(A)(1) (2 points): How many loops does this function have? How do you know?

3(A)(2) (1 points): How many arguments does this function receive (and use)?

3(A)(3) (2 points): For each argument you listed, please indicate either (a) which **specific** register was used to pass it in, or (b) that it was sourced from the stack (**you don't need to give the address**). Please leave any extra blanks empty (*Hint:* You won't need all of them).

Argument	Specific register or "Stack"
1st	
2nd	
3rd	
4th	
5th	

Consider the following function activation. Consistent with your answer to the question above, it includes more arguments that the function actually requires. Please ignore any extra arguments.

3(A)(2) (2 points): How many times does the inner-most loop run? Hint: If the inner-most loop is nested, you may need to consider the loops in which it is nested.

Part B: Conditionals (8 points)

Consider the following code:

```
(qdb) disassemble function
Dump of assembler code for function function:
   0x0000000000400533 <+0>:
                                    cmp
                                            %esi,%edi
   0 \times 00000000000400535 <+2>:
                                    jq
                                            0x400561 <function+46>
   0 \times 00000000000400537 <+4>:
                                            $0x5, %edi
                                    cmp
   0x000000000040053a <+7>:
                                            0x400557 <function+36>
                                    jа
   0 \times 00000000000040053c <+9>:
                                    mov
                                            %edi,%eax
   0 \times 0000000000040053e < +11>:
                                    jmpq
                                            *0x400630(,%rax,8)
   0x0000000000400545 <+18>:
                                            $0x1, %edi
                                    mov
   0x000000000040054a <+23>:
                                    mov
                                            %edi,%eax
   0 \times 00000000000040054c < +25 > :
                                    imul
                                            %edi,%eax
   0x000000000040054f <+28>:
                                    add
                                            %edi,%eax
   0x0000000000400551 <+30>:
                                    retq
   0 \times 000000000000400552 < +31>:
                                            $0xffffffec, %edi
                                    mov
   0 \times 00000000000400557 < +36 > :
                                    mov
                                            %edi,%eax
   0x0000000000400559 <+38>:
                                            $0x1f, %eax
                                    shr
   0x000000000040055c <+41>:
                                    add
                                            %edi,%eax
   0 \times 000000000000040055e < +43>:
                                            %eax
                                    sar
   0 \times 00000000000400560 < +45>:
                                    retq
   0x0000000000400561 <+46>:
                                            $0xfffffffff, %eax
                                    mov
   0x0000000000400566 <+51>:
                                    retq
   0 \times 00000000000400567 < +52 > :
                                    mov
                                            $0x8, %eax
   0x000000000040056c <+57>:
                                    retq
End of assembler dump.
```

Consider also the following memory dump:

```
(gdb) x/10gx 0x400620
                                        0x0000000000000000
0x400620:
                0x0000000000020001
0x400630:
                0x0000000000400545
                                        0x000000000040054a
0x400640:
                0x0000000000400557
                                        0x000000000040054a
                                        0x000000000400552
0x400650:
                0x0000000000400567
0x400660:
                0x000000443b031b01
                                        0xfffffda00000007
```

(3)(B)(1) (1 points): How many "if statements" are likely present in the C Language code from which this assembly was compiled? At what address of the assembly code shown above does each occur?
This code was compiled from C Language code containing a switch statement. Please do not include any "if statement" present in the assembly that is likely part of the switch statement in the original C code, i.e. do not count any "if statement" that is used to manage one or more "cases" of a "switch statement".
(3)(B)(2) (2 points): What integer input values are managed by non-default cases of the switch statement? How do you know?
(3)(B)(3) (1 point): Is there a default case? If so, at what address does it begin? How do you know?
(3)(B)(4) (2 points): Which case(s), if any, share exactly the same code? How do you know?
(3)(B)(5) (2 points): Which case(s), if any, fall through to the next case after executing some of their own code? How do you know?

Question 4: Caching, Locality, Memory Hierarchy, Effective Access Time (15 points)

Part A: Caching (8 points)

Given a model described as follows:

• Number of sets: 2

• Total size: 48 bytes (not counting meta data)

• Block size: 8 bytes/block

• Replacement policy: Set-wise LRU

• 8-bit addresses

4(A)(1) (1 point) How many bits for the block offset?

4(A)(2) (1 point) How many blocks per set?

4(A)(3) (1 point) How many bits for the tag?

4(A)(4) (5 points, ½ point each): For each of the following addresses, please indicate if it hits, or misses, and if it misses, if it suffers from a capacity miss, a conflict miss, or a cold miss:

Address	Circle one (per row):		Circle one (per row):			
0xF1	Hit	Miss	Capacity	Cold	Conflict	N/A
0xA2	Hit	Miss	Capacity	Cold	Conflict	N/A
0xAB	Hit	Miss	Capacity	Cold	Conflict	N/A
0XF7	Hit	Miss	Capacity	Cold	Conflict	N/A
0X5C	Hit	Miss	Capacity	Cold	Conflict	N/A
0XF9	Hit	Miss	Capacity	Cold	Conflict	N/A
0X00	Hit	Miss	Capacity	Cold	Conflict	N/A
0X87	Hit	Miss	Capacity	Cold	Conflict	N/A
0XA1	Hit	Miss	Capacity	Cold	Conflict	N/A
0XA2	Hit	Miss	Capacity	Cold	Conflict	N/A

Part B: Locality (4 points)

4(B)(1) (2 points): Consider the following code:

```
int array[SIZE1][SIZE2];
int sum=0;
for (int outer=0; outer<SIZE1; outer+=STEP)
   for (int inner=0; inner<(SIZE2-1); inner++)
   sum += array[inner][outer] + 2*array[inner][outer+1];</pre>
```

Considering only access to "array", as "step" increases (significantly), please mark how each type of locality would be impacted. Please also explain why in the space provided.

Spatial	Decrease	Increase	Unaffected
Temporal	Decrease	Increase	Unaffected

4(B)(2) (2 points): Consider the following code:

```
int array[ROWS][COLS];
int array2[ROWS][COLS];
int sum=0;
for (int row=0; index<ROWS; row ++)
  for (int col=0; col<(COLS-1); col ++)
   sum += array[col][row] + array2[row][col+1];</pre>
```

Imagine arrays extremely large in all dimensions, an int size of 4 bytes, and a cache block size of 16 bytes. To the nearest whole percent or simple fraction, what would you expect the combined miss rate for accesses to "array" and "array2" within the inner loop to be? Why?

Part C: Memory Hierarchy and Effective Access Time (3 points)

Imagine a system with a main memory layered beneath a cache:

- The cache has a 10nS access time.
- The overall effective access time is 11nS.
- The cache miss rate is 1%.
- In the event of a miss, memory access time and cache access time do not overlap: They occur 100% sequentially, one after the other.

FOR SIMPLICITY, AVOID COMPLEX CALCULATION AND LEAVE YOUR ANSWER AS A SIMPLE FRACTION

What is the main memory access time?

MEMORY_ACCESS_TIME=

Question 5: Malloc(), Free(), and User-Level Memory Allocation (10 points)

Consider the following code:

```
#define N 4
void *pointers[N];
int i;

for (i = 0; i < N; i++) {
   pointers[i] = malloc(6);
}

for (i = 0; i < N; i++) {
   free(pointers[i]);
}

for (i = 0; i < N; i++) {
   pointers[i] = malloc(42);
}</pre>
```

And a malloc implementation as below:

- Implicit list
- Headers of size 8 bytes
- No footers.
- Every block is always constrained to have a size a multiple of 8 (In order to keep payloads aligned to 8 bytes).
- The header of each block stores the size of the block, and since the 3 lowest order bits are guaranteed to be 0, the lowest order bit is used to store whether the block is allocated or free.
- A first-fit allocation policy is used.
- If no unallocated block of a large enough size to service the request is found, sbrk is called for the smallest multiple of 8 that can service the request.
- The heap is unallocated until it grows in response to the first malloc.
- No coalescing or block splitting is done.

NOTE: You do NOT need to simplify any mathematical expressions. Your final answer may include multiplications, additions, and divisions.

4(A) (2 points) After the given code sample is run, how many total bytes have been requested via sbrk? In other words, how many bytes are allocated to the heap?
4(B) (2 points) After the given code sample is run, how many of those bytes are used for currently allocated blocks (vs currently free blocks), including internal fragmentation and header information?
4(C) (2 points) After the given code sample is run, how many of those bytes are used to store free blocks (versus currently allocated blocks), including header information?
4(D)(2 points) After the given code sample is run, how much internal fragmentation is there (Answer in bytes)? (<i>Hint: Free blocks have no internal fragmentation</i>).
4(E)(2 points) After the given code sample is run, how many bytes smaller would the heap be it constant-time (immediate) coalescing were employed?

6. Virtual Memory, Paging, and the TLB (15 points)

This problem concerns the way virtual addresses are translated into physical addresses. Imagine a system has the following parameters:

- Virtual addresses are 16 bits wide.
- Physical addresses are 12 bits wide.
- The page size is 128 bytes.
- The TLB is 2-way set associative with 16 total entries.
- A single level page table is used

Part A: Interpreting addresses

6(A)(1)(1 points): Please label the diagram below showing which bit positions are interpreted as each of the PPO and PPN. Leave any unused entries blank.

Bit	11	10	9	8	7	6	5	4	3	2	1	0
PPN/ PPO												

6(A)(2)(1 points): Please label the diagram below showing which bit positions are interpreted as each of the VPO and VPN (top line) and each of the TLBI and TLBT (bottom line). Leave any unused entries blank.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VPO/ VPN																
TLBI/ TLBT																

6(A)(3) (1 points): How many entries exist within each page table? *Hint:* This is the same as the total number of pages within each virtual address space.

Part B: Hits and Misses (12 points)

Shown below are a **partial** TLB and **partial** page table.

TLB:

Index	Tag	PPN	Valid	Scratch space for you
0	0x0A	6	1	
0	0x1B	2	0	
1	0x24	11	0	
1	0x31	5	0	
2	0x35	7	0	
2	0x2A	10	0	
3	0x19	12	0	
3	0x02	16	0	
4	0x18	13	0	
4	0x20	15	0	

Page Table:

Index/VPN	PPN	Valid	Scratch space for you
96	3	1	
208	12	1	
289	4	0	
384	6	1	

For each address shown below, please indicate if it is a TLB Hit or Miss, whether or not it is a page fault, or if either can't be determined from the information provided.

Additionally, if knowable from the information provided, please provide the valid PPN

Virtual Address	TLB Hit or Miss?	Page Fault? Yes or No	PPN If Knowable
0x6008	Hit Miss Not knowable	Yes No Not knowable	
0xD010	Hit Miss Not knowable	Yes No Not knowable	
0x1800	Hit Miss Not knowable	Yes No Not knowable	
0x9080	Hit Miss Not knowable	Yes No Not knowable	

Question 7: Process Representation and Lifecycle + Signals and Files (10 points)

Part A (3 points):

Please consider the following code:

```
void main() {
  printf ("A"); fflush(stdout);
  fork();
  printf ("C"); fflush(stdout);
  if (!fork()) {
    printf ("D"); fflush(stdout);
  } else {
    printf ("B"); fflush(stdout);
  }
}
```

7(A)(1) (1 points): Give one possible output string

7(A)(2) (1 points): Give one output string that has the correct output characters (and number of each character), but in an impossible order.

7(A)(3) (1 points): Why can't the output you provided in 7(A)(2) be produced? Specifically, what constraint(s) from the code does it violate?

Part B (3 points):

Please consider the following code and an input file that consists of "ABCDEFGHIJKLMNOP":

```
#include <stdio.h>
#include <unistd.h>
#include <fcntl.h>
void main() {
  int fd1, fd2;
  char c;
  fd1=open("files.txt", O RDONLY);
  read (fd1, &c, 1); printf ("%c", c); fflush(stdout);
  if (!fork()) {
   read (fd1, &c, 1); printf ("%c", c); fflush(stdout);
   sleep(1);
    read (fd1, &c, 1); printf ("%c", c); fflush(stdout);
   read (fd1, &c, 1); printf ("%c", c); fflush(stdout);
  } else {
    fd2=5;
   dup2(fd1, fd2);
   close (fd1);
   c='X';
   read (fd2, &c, 1); printf ("%c", c); fflush(stdout);
 }
}
```

7(B)(1) (1 points): Give one possible output string:

7(B)(2) (1 points): How many possible output strings are there?

7(B)(3) (1 points): Please explain your answer to **7(B)(2)** above

Part C (4 points):

Please consider the following code:

```
#include <stdio.h>
#include <signal.h>
#include <unistd.h>
int i = 4;
void handler(int s) {
  i--; // Decrement max call counter
 write (1, "X", 1);
  if (i) {
   kill(getpid(), SIGUSR1); // Note that this is a system call
   // kill(getpid(), SIGUSR1); *** UNCOMMENT FOR PART C(3) ***
 }
}
int main() {
  signal(SIGUSR1, handler);
  kill(getpid(), SIGUSR1); // Note that this is a system call
  printf("%d\n", i);
 return 0;
}
```

7(C)(1) (1 points): What is the fewest number of times "X" might get printed? Why?

7(C)(2) (1 points): What is the greatest number of times "X" might get printed? Why?

7(C)(3) (1 points): If the commented line is uncommented, what is the maximum number of times "C" might get printed? Why?

Question #8: Concurrency Control: Maladies, Semaphores, Mutexes, BB, RW (15 points)

Consider a grocery store as follows:

- Four (4) cash registers in the self-checkout area
- An additional three (3) cash registers in the traditional cashier-staffed checkout area.
- Each area (not each register) has its own line.
- Because of the usual grocery store confusion, no one can really tell how long the lines are.
- Each customer may choose to wait in the cashier-supported line, or the selfcheckout line, but may not switch lines.

Please model this situation as C-like pseudo-code with proper concurrency control via semaphores. Legal semaphore operations are as follows:

- sem init (sem t, count)
- sem p (sem t)
- sem v (sem t)
- where sem t is a semaphore variable type.

Specifically, please write the pseudocode for the following methods:

```
// Constants to let us name/identify a check-out lane's
// configuration as self-service or cashier-service and
// compare a lane's configuration to see which it is
// These could just as easily be an enum or #defined.
const int SELF = 0;
const int CASHIER = 1;

// Declare and initialize any needed semaphores
// and/or shared variables here.
// You can assume they are global and shared.
void initialize() {
    // Hint: Think about what the type(s) of resources are and how
    // many instances of each type there are. Find a way to account
    // for each of those pool(s) of resources
```

Continued on next page.

}

```
\ensuremath{\textit{//}} Customers call this to wait for a cash register
void waitForCashRegister(int selfOrCashier) {
  // Hint: Which pool(s) of resources are used here?
  // What needs to happen for this to occur safely?
}
// Customers call this when done with the cash register
void doneWithCashRegister(int selfOrCashier) {
  // Hint: Which pool(s) of resources are being given up here?
  // What needs to happen to make them available?
```

Page 22 of 22

}