

UNIT 8B

Computer Organization: Levels of Abstraction

Announcements


- Midsemester grades will be assigned this weekend *wel*
- Ps7 is due ~~Friday~~ *20* March ~~22~~ in class
- Pa7 will be assigned shortly (due after break)

Pa6 — due tomorrow

Abstraction

- We can use layers of abstraction to hide details of the computer design.
- We can work in any layer, not needing to know how the lower layers work or how the current layer fits into the larger system.
 - > transistors
 - > gates
 - > circuits (adders, multiplexers, flip-flops)
 - > central processing units (ALU, registers, control)
 - > computer

Central Processing Unit (CPU)



• A CPU contains:

- Arithmetic Logic Unit to perform computation
- Registers to hold information
 - Instruction register (current instruction being executed)
 - Program counter (to hold location of next instruction in memory)
 - Accumulator (to hold computation result from ALU)
 - Data register(s) (to hold other important data for future use)
- Control unit to regulate flow of information and operations that are performed at each instruction step


IR

$$A = B + C$$


\rightarrow Load B, R1
 Load C, R2
 add R1, R2, R3
 Store R3, A

$$R3 = R1 + R2$$

R1




A sample CPU






<http://cpuville.com/main.htm>

Computer





To Gates



Properties (Similar to \times and $+$)

- Commutative: $a \wedge b = b \wedge a$ $a \vee b = b \vee a$
- Associative: $a \wedge b \wedge c = (a \wedge b) \wedge c = a \wedge (b \wedge c)$
 $a \vee b \vee c = (a \vee b) \vee c = a \vee (b \vee c)$
- Distributive: $a \wedge (b \vee c) = (a \wedge b) \vee (a \wedge c)$
 $a \vee (b \wedge c) = (a \vee b) \wedge (a \vee c)$ Not true for
+ and \times
- Identity: $a \wedge 1 = a$ $a \vee 0 = a$
- Dominance: $a \wedge 0 = 0$ $a \vee 1 = 1$
- Idempotence: $a \wedge a = a$ $a \vee a = a$
- Complementation: $a \wedge \neg a = 0$ $a \vee \neg a = 1$
- Double Negation: $\neg \neg a = a$

equivalence



More gates

$$S = A \oplus B$$

A	B	A nand B	A nor B	A xor B	A or B
0	0	1	1	0	0
0	1	1	0	1	1
1	0	1	0	1	1
1	1	0	0	0	1

$$A = 0011$$

$$B = 0101$$

$$S = 0110$$


$$C = 1$$

NAND

- nand ("not and"): $A \text{ nand } B = \text{not } (A \text{ and } B)$




- nor ("not or"): $A \text{ nor } B = \text{not } (A \text{ or } B)$




- xor ("exclusive or").

$$A \text{ xor } B = (A \text{ and not } B) \text{ or } (B \text{ and not } A)$$



All Gates



• \rightarrow AND
 + $-$ OR

Adding Binary Numbers

$A \rightarrow \begin{array}{ccccccc} & 1 & 1 & & 1 & & 1 & 0 & 0 \\ & & & & & & & & & \\ 0 & 1 & 1 & 0 & & 1 & 1 & 0 & 1 \end{array}$
 $B \rightarrow \begin{array}{ccccccc} & & & & & & & & \\ 1 & 1 & 1 & 0 & & 1 & 1 & 1 & 0 \end{array}$

$\begin{array}{ccccccc} \boxed{1} & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \end{array}$


Overflow \rightarrow (points to the boxed 1)

$\begin{array}{r} \text{base-2} \\ \text{Carr} \end{array}$

$\begin{array}{r} \text{Carr} \rightarrow \text{①} \\ 2 \overline{) 3} \\ \underline{2} \\ 1 \end{array}$

Sum

$2^3 - 1$




Adding Binary Numbers


$$\text{Sum} = A \oplus B$$

$$| \text{AND} | = 1$$


XOR	0	1
0	0	1
1	1	0



A Full Adder



A Full Adder




A	B	C_{in}	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_{in}$$


$$C_{out} = ((A \oplus B) \wedge C_{in}) \vee (A \wedge B)$$

Full Adder (FA)




Another Full Adder (FA)




<http://students.cs.tamu.edu/wanglei/csce350/handout/lab6.html>





8-bit Full Adder






Exercise





- Convert expressions to circuit



Exercise




- Convert circuit to expressions



exercise

- Designing a control system



From Design to circuits

A	B	C	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1