Return-Path: <hpca8@eecg.toronto.edu>
Received: from RI.CMU.EDU by n1.sp.cs.cmu.edu id aa15925; 16 Jul 2001 10:06 EDT
Received: from picton.eecg.toronto.edu by ri.cmu.edu id aa04910;
          16 Jul 2001 10:06 EDT
Received: from localhost (user: 'hpca8' uid#3401 fake: hpca8@korios-1.eecg.toronto.edu) by picton.eecg.toronto.edu id <S290524AbRGPOGW>; Mon, 16 Jul 2001 10:06:22 -0400
From:	HPCA 8 <hpca8@eecg.toronto.edu>
To:	tomstr@cs.cmu.edu
Subject: HPCA 8 = Reminder
Message-Id: <20010716140623Z290524-4904+1322@picton.eecg.toronto.edu>
Date:	Mon, 16 Jul 2001 10:06:22 -0400


Our apologies if you received this in error or multiple times.  To be
removed from the HPCA-8 mailing list please reply to
hpca8@eecg.toronto.edu with "REMOVE" as subject.

------------------------------------------------------------------------------
                          HPCA-8  Call for Papers

  Eight International Symposium on High-Performance Computer Architecture
       
                          Cambridge, MA, Feb. 2-6 2002 

                    Sponsored by the IEEE Computer Society
------------------------------------------------------------------------------
       
IMPORTANT DEADLINES

  Paper submission:               July 13, 2001 (Midnight EST, USA) + 1 week   
  Workshop/Tutorial Proposals:    July 13, 2001
  Author Notification:            October 12, 2001
  Camera Ready Copy:              November 9, 2001


 The International Symposium on High-Performance Computer Architecture
provides a high quality forum for scientists and engineers to present
their latest research findings in this rapidly changing field. Authors
are invited to submit full papers on all aspects of high-performance
computer architecture. Topics of interest include, but are not limited
to:

       . Processor architectures 
       . Cache and memory architectures 
       . Parallel computer architectures 
       . Impact of VLSI scaling on architecture 
       . Novel architectures for emerging applications 
       . Architectural support for dynamic optimization 
       . Power-efficient architectures 
       . High-availability architectures 
       . High-performance I/O architectures 
       . Embedded and reconfigurable architectures 
       . Real-time architectures 
       . Interconnection networks and network interfaces 
       . Innovative hardware/software trade-offs 
       . Simulation and performance evaluation 
       . Benchmarking and measurements 

SUBMISSION INFORMATION:

Please check the following web site for paper submission information: 

                http://www.eecg.toronto.edu/hpca8

The submission should not exceed 6,000 words. Papers that exceed the
length limit or that can not be viewed using Adobe Acrobat Reader
(version 3.0 or higher) may not be reviewed. The official submission
receipt deadline is July 13, 2001 (Midnight EST, USA). An automatic
extension of one week will be given without request. No further
extensions will be given. Papers may be submitted for blind review at
the option of the authors. Please indicate whether the paper is a
student paper for best student paper nominations.

Please submit proposals for tutorials and workshops to the respective 
chairs by July 13, 2001. 


