For: dwight
Printed on: Fri, Jul 16, 1993 10:03:49
From book: guide
Document: figtoc
Last saved on: Fri, Oct 2, 1992 15:05:34

List of Figures

Figure 1-1: iWarp cell 1-1
Figure 1-2 : iWarp component architecture block diagram 1-3
Figure 1-3: Apply Averaging Operation 1-7
Figure 1-4: PCS Development Process 1-9
Figure 3-1: Memory Mapping on an iWarp Cell (Static RAM Only) 3-9
Figure 3-2: Memory Mapping on an iWarp Cell (Dynamic and Static RAM) . 3-10
Figure 5-1: Cell Program 5-2
Figure 5-2: Example 4 x 4 Array with 4 Auxiliary Cells 5-3
Figure 5-3: Three-Cell Application 5-4
Figure 5-4: Array Module 5-5
Figure 5-5: Array Module B Overlayed on a 4 x 4 Array 5-6
Figure 5-6: Three Nested Array Modules 5-7
Figure 5-7: Message Format 5-8
Figure 5-8: Two-Cell Application 5-24
Figure 6-1: PCS Application Development 6-6
Figure 6-2: Preprocessing Cell Programs 6-7
Figure 6-3: Compiling Cell Program Source Code 6-7
Figure 6-4: Creating Array Modules 6-8
Figure 6-5: Loading Array Modules 6-8
Figure 7-1: 2 x 2 Array Configuration 7-4
Figure 7-2: Contents of Matrices for Matrix Multiplication Example 7-9
Figure 7-3: 2 x 2 Array Configuration 7-9
Figure 7-4: Three-Cell Application 7-14
Figure 7-5: Three-Cell Application with an SIB 7-20

List of Tables

Table 3-1: System Calls Supported by iW/RTS 3-7