For: dwight
Printed on: Fri, Jul 12, 1991 10:40:06
From book: c_oview
Document: toc
Last saved on: Fri, Jul 12, 1991 10:37:44

pl2ps 4.0.5 Copyright 1988 Interleaf, Inc.

CONTENTS

1. Architectural Overview 1

2. Instruction Set 4

3. Pin Description 10
3.1 Pathway Bus Interfaces 18
3.2 Local Memory Interface 23
3.3 System Reporting 24
3.4 System Support 24

4. Electrical Characteristics 26
4.1 Maximum Ratings 26
4.2 D.C. Specifications 26
4.3 A.C. Specifications 29

5. Timing Characteristics 33

FIGURES

Figure 1: iWarp System Configuration 1
Figure 2: iWarp Communication Pathways 2
Figure 3: Component pinout (pin side view) 10
Figure 4: Component pinout (top side view) 11
Figure 5: Multiplexing on X and Y buses 18
Figure 6: A.C. Specification Drive Levels and Measurement Points 29
Figure 7: Clock Timing 33
Figure 8: Local Memory Timing 33
Figure 9: Pathway Timing 34
Figure 10: Reset Timing 34
Figure 11: System Reporting and Support Timing 35

TABLES

Table 1: 32-bit Instruction Set by Instruction Type 6
Table 2: Instruction Clock Count Summary 7
Table 3: Pin Cross Reference by Pin Name 12
Table 4: Pin Cross Reference by Location 15
Table 5: XLI Input Bus Pins 19
Table 6: XLO Output Bus Pins 21
Table 7: Local Memory Interface pins 23
Table 8: System Reporting Pins 24
Table 9: System Support Pins 24
Table 10: Absolute Maximum Ratings 26
Table 11: D.C. Characteristics 27
Table 12: A.C. Specifications 29