

15-745

Register Allocation

Copyright © Seth Copen Goldstein 2001-2

register allocation

© Seth Copen Goldstein 2002

1

Register Allocation

- Given: k registers and code with n registers
Goal: transform code to use only k registers
- For every instruction we will:
 - Determine which values are in registers
 - Select a register for each value
- Global register allocation is *of course* NP-complete
- Develop heuristics which minimize running time

register allocation

© Seth Copen Goldstein 2002

2

Register Allocation

- Until register allocation we assume an infinite set of registers (aka "temps" or "pseudo-registers").
- But real machines have a fixed set of registers.
- The register allocator must assign each temp to a machine register.

register allocation

© Seth Copen Goldstein 2002

3

Interference

- Consider two temps, t_0 and t_1 .
- If the live ranges for t_0 and t_1 overlap, we say that they *interfere*.
- *First rule of register allocation:*
 - Temps with interfering live ranges may not be assigned to the same machine register.

register allocation

© Seth Copen Goldstein 2002

4

General Plan

- Construct an interference graph
- Respect special registers
 - avoid reserved registers
 - Use registers properly
 - respect distinction between callee/caller save registers
- Map temps to registers
- Generate code to save & restore
- Deal with spills

register allocation

© Seth Copen Goldstein 2002

5

Optimistic Graph Coloring

- Construct Interference Graph
 - Use liveness information
 - Each node in graph is a temp
 - $(u,v) \in G$ iff u & v can't be in the same hard register, i.e., they interfere
- Color Graph
 - Assign to each node a color from a set of k colors, $k = |\text{register set}|$
- Spill
 - If can't color graph with $\leq k$ colors then spill some temps into memory. Regenerate asm code and start over.

register allocation

© Seth Copen Goldstein 2002

6

An Example, k=4

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
  ← w
  ← t
  ← u
    
```

register allocation © Seth Copen Goldstein 2002 7

An Example, k=4

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
  ← w
  ← t
  ← u
    
```

Compute live ranges

register allocation © Seth Copen Goldstein 2002 8

An Example, k=4

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
  ← w
  ← t
  ← u
    
```

Construct the interference graph

register allocation © Seth Copen Goldstein 2002 9

An Example, k=4

Voila, registers are assigned!

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
  ← w
  ← t
  ← u
    
```

But, we can we do better?

Color the graph

register allocation © Seth Copen Goldstein 2002 10

```

a ← x + y + z
...
b ← a
    
```

register allocation © Seth Copen Goldstein 2002 11

An Example, k=4

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
  ← w
  ← t
  ← u
    
```

u & v are special. They interfere, but *only* through a move!

register allocation © Seth Copen Goldstein 2002 12

An Example, $k=4$

```

uv ← 1
w ← uv + 3
x ← w + uv
u ← v
t ← uv + x
← w
← t
← uv
    
```

Rewrite the code to **coalesce** u & v

register allocation © Seth Copen Goldstein 2002 13

Is Coalescing always good?

Was 2-colorable, now it needs 3 colors

So, we treat moves specially.

register allocation © Seth Copen Goldstein 2002 14

An Example, $k=4$

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
← w
← t
← u
    
```

Interference from moves become "move edges."

register allocation © Seth Copen Goldstein 2002 15

An Example, $k=3$

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
← w
← t
← u
    
```

register allocation © Seth Copen Goldstein 2002 16

An Example, $k=3$

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
← w
← t
← u
    
```

Compute live ranges

register allocation © Seth Copen Goldstein 2002 17

An Example, $k=3$

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
← w
← t
← u
    
```

Construct the interference graph

register allocation © Seth Copen Goldstein 2002 18

An Example, k=3

```

v ← 1
w ← v + 3
x ← w + v
u ← v
t ← u + x
← w
← t
← u
    
```

So, we need to spill

register allocation © Seth Copen Goldstein 2002 19

An Example, k=3

Rewrite program

```

v ← 1
w ← v + 3
M[] ← w
w' ← M[]
x ← w' + v
u ← v
t ← u + x
w'' ← M[]
← w''
← t
← u
    
```

register allocation © Seth Copen Goldstein 2002 20

An Example, k=3

Decalculate live ranges

Spilling reduces live ranges, which decreases register pressure.

register allocation © Seth Copen Goldstein 2002 21

An Example, k=3

Recalculate interference graph

register allocation © Seth Copen Goldstein 2002 22

An Example, k=3

recolor graph

register allocation © Seth Copen Goldstein 2002 23

An Example, k=3

Recolor

register allocation © Seth Copen Goldstein 2002 24

So far


- Interference Graph
- Coalescing
- Coloring
- Spilling

Interference Graph Creation

- Use liveness information to determine if two temps have overlapping live ranges
- nodes in the interference graph represent temps or hard registers in IR
- $(u,v) \in G$ iff u and v interfere
- What does it mean for two temps to interfere? I.e., What edges should be included in G ?
- What does it mean to be a node in G ?


Meaning of interference

- Overlapping live ranges?



Meaning of interference

- $(u,v) \in G$ iff u is live at definition point of v



Nodes of Interference Graph

One node for i or two?

```

for (i=0; i<10; i++) {
    ...
}
for (i=0; i<n; i++) {
    ...
}
    
```


SSA?

Reaching Defs?

We really don't want the first register assignment to influence which register the second i is assigned to. How can we automate this?

Building Webs

- Use reaching defs to create du-chains
- Use du-chains to create "Webs"
- A Web is a collection of du-chains such that for any 2 du-chains in a web they have a stmt in common



Building Webs

- Use reaching defs to create du-chains
- Use du-chains to create "Webs"
- A Web is a collection of du-chains such that for any 2 du-chains in a web they have a stmt in common

```

1: s ←
   ↓
2: t ←  3: ← s
   ↓
4: t ←  5: s ←  6: u ←
   ↓
7: ← t  8: ← s
   ↓
9: ← t  10: t ←  11: ← s
   ↓
12: ← t  13: ← u
    
```

1: 3,11
2: 9
4: 7,9
5: 8,11
6: 13
10: 12

register allocation © Seth Copen Goldstein 2002 31

Building Webs

- Use reaching defs to create du-chains
- Use du-chains to create "Webs"
- A Web is a collection of du-chains such that for any 2 du-chains in a web they have a stmt in common

```

1: s ←
   ↓
2: t ←  3: ← s
   ↓
4: t ←  5: s ←  6: u ←
   ↓
7: ← t  8: ← s
   ↓
9: ← t  10: t ←  11: ← s
   ↓
12: ← t  13: ← u
    
```

1: 3,11
2: 9
4: 7,9
5: 8,11
6: 13
10: 12

register allocation © Seth Copen Goldstein 2002 32

Building Webs

- Use reaching defs to create du-chains
- Use du-chains to create "Webs"
- A Web is a collection of du-chains such that for any 2 du-chains in a web they have a stmt in common

```

1: s ←
   ↓
2: t ←  3: ← s
   ↓
4: t ←  5: s ←  6: u ←
   ↓
7: ← t  8: ← s
   ↓
9: ← t  10: t ←  11: ← s
   ↓
12: ← t  13: ← u
    
```

1: 3,11
2: 9
4: 7,9
5: 8,11
6: 13
10: 12

register allocation © Seth Copen Goldstein 2002 33

Building Webs

- Use reaching defs to create du-chains
- Use du-chains to create "Webs"
- A Web is a collection of du-chains such that for any 2 du-chains in a web they have a stmt in common

```

1: s ←
   ↓
2: t ←  3: ← s
   ↓
4: t ←  5: s ←  6: u ←
   ↓
7: ← t  8: ← s
   ↓
9: ← t  10: t ←  11: ← s
   ↓
12: ← t  13: ← u
    
```

1: 3,11
2: 9
4: 7,9
5: 8,11
6: 13
10: 12

register allocation © Seth Copen Goldstein 2002 34

Web Creation Algorithm

Compute reaching definitions
 $\{(def_0: i_{00}, i_{01}, \dots, i_{0n}), \{def_1: i_{10}, i_{11}, \dots, i_{1n}, \dots\}$
 For each def: $\{d: i_0, i_1, \dots, i_n\}$
 if d is not marked
 create new web, w.
 Put d into bag, B
 While B is not empty
 remove a def, e, from B
 make e part of W
 mark e
 foreach use of d, i, in $\{i_0, i_1, \dots, i_n\}$
 make i part of W
 for each def, r, that reaches i, add r to B

register allocation © Seth Copen Goldstein 2002 35

Creating the Interference Graph

- Compute liveness
- Compute webs
- Foreach instruction, i, that defines T
 - Determine Web, W, for T
 - Foreach live variable at i
 - Determine Web w, for i
 - Insert (W,w) in G

Almost complete!

register allocation © Seth Copen Goldstein 2002 36

Special Registers

- Which registers can be used?
 - Some registers have special uses.
 - Register 0 or 31 is often hardwired to contain 0.
 - Special registers to hold return address, stack pointer, frame pointer, global area, etc.
 - Reserved registers for operating system.
 - Typically, leaves about 20 or so registers for other general uses.
- *Second rule of register allocation:*
 - Temps should be assigned only to the non-reserved registers.

register allocation © Seth Copen Goldstein 2002 37

Register Usage Conventions

- Certain registers are used for specific purposes by *standard calling convention*.
 - 4-6 argument registers.
 - The first 4-6 arguments to procedures/functions are always passed in these registers.
 - ~8 callee-save registers.
 - These registers must be preserved across procedure calls. Thus, if a procedure wants to use a callee-save register, it must first save the old value and then restore it before returning.
 - The remainder are caller-save registers.
 - These are not preserved across procedure calls. Thus, a procedure is free to use them without saving first.
 - Includes the argument registers.

register allocation © Seth Copen Goldstein 2002 38

Creating the Interference Graph

- Create precolored nodes for hard registers
- Foreach instruction, augment set of defines as necessary
- Compute liveness This ignores the specialness of moves
- Compute webs
- Foreach instruction, i , that defines T
 - Foreach $t \in T$
 - Determine Web, W , for t
 - Foreach live variable, v , at i
 - Determine Web w , for v
 - Insert (W, w) in G


register allocation © Seth Copen Goldstein 2002 39

K-coloring a graph

- Lets say we have a node, n , s.t. $n^c < k$ and let $G' = G - \{n\}$, then if G' can be k -colored, then G can be k -colored.
- Proof?
- This suggests the following optimistic heuristic:
 - While $|G| > 0$
 - choose some n with degree $< k$
 - push n on stack
 - remove n from G
 - While $|S| > 0$
 - pop n from S
 - color with a legal color


register allocation © Seth Copen Goldstein 2002 40

Example: K=3









register allocation © Seth Copen Goldstein 2002 41

Example: K=3



register allocation © Seth Copen Goldstein 2002 42





- ### Why Two Methods?
- With Briggs one needs to look at all neighbors of a & b
 - With Preston, only need to look at neighbors of a.
 - We need to insert hard registers in graph and they will have LARGE adjacency lists.
 - So
 - Precolored nodes have infinite degree
 - No other precolored nodes in adj list
 - Use Preston if one of a & b is precolored
 - Use Briggs if both are temps
- register allocation © Seth Copen Goldstein 2002 50



- ### Spilling
- What should we spill?
- register allocation © Seth Copen Goldstein 2002 52

- ### Spilling
- What should we spill?
 - Something that will eliminate a lot of interference edges
 - Something that is used infrequently
 - Maybe something that is live across a lot of calls?
 - One Heuristic:
 - spill cheapest Web
 - Cost = $(\text{def}_w \sum_{\text{def} \in W} 10^{\text{depth}(\text{def})} + \text{use}_w \sum_{\text{use} \in W} 10^{\text{depth}(\text{use})}) / \text{degree}$
- register allocation © Seth Copen Goldstein 2002 53

- ### Setting Up For Better Spills
- We want vars not-live across procedures to be allocated to caller-save registers. Why?
 - We want vars live across many procs to be in callee-save registers
 - We want live ranges of precolored nodes to be short!
 - We prefer to use callee-save registers last.
- register allocation © Seth Copen Goldstein 2002 54

Avoiding Callee-registers

- Move callee-reg to temp at start of proc
- Move it back at end of proc.
- What happens if there is no register pressure?
- What happens if there is a lot of register pressure?

```
entry: define r
    temp ← r
    ...
exit:  r ← temp
    use r
```

register allocation

© Seth Copen Goldstein 2002

55

Allocating long-lived vars to callee-save registers

- CALL instruction "defines" all caller-save regs

```
entry: define re
```

```
    ti ← re
```

```
    x ←
```

```
    ...
```

```
    call
```


```
    ...
```

```
    ← x
```

```
    ← x
```

```
exit: re ← ti
```

```
    use re
```



register allocation

© Seth Copen Goldstein 2002

56

Keeping the Frame Size Down

- How do you allocate spilled vars?
- What about `mov a, b` where both `a` & `b` have been spilled?
- Use graph-coloring with aggressive coalescing!
- Use liveness info to create an interference graph of the spilled nodes
- Coalesce ALL non-interfering moves between spilled nodes
- Simply/Select
- Colors map to frame locations
- NB: Do this before rewriting the program so the moves are eliminated.

register allocation

© Seth Copen Goldstein 2002

57