

Machine-Level Programming I: Basics

15-213/14-513/15-513: Introduction to Computer Systems 3rd Lecture, January 21, 2025

While waiting for class to start:

login to a shark machine, then type

```
wget http://www.cs.cmu.edu/~213/activities/gdb-and-assembly.pdf
wget http://www.cs.cmu.edu/~213/activities/gdb-and-assembly.tar
tar xf gdb-and-assembly.tar
cd gdb-and-assembly
```

Announcements

- Lab 0 due today at midnight no grace days allowed
 - If lab is taking you > 10 hours, consider dropping the course or preparing to study hard on C over next 3 weeks!
 - Handin via autolab (if still on waitlist, submit once off waitlist)
- Lab 1 (datalab) went out Jan 16, is due Tues Jan 28
- Lab 2 (bomb lab) goes out via Autolab on Thurs Jan 23
 - Due Thurs Feb 06
- Written Assignment 1 goes out Wed Jan 22 (via canvas)
 - Due Wed Jan 29
- Bootcamp 2 (debugging & gdb) to be posted around Sun Jan
 26th
 - See Ed for details

Today: Machine Programming I: Basics

- History of Intel processors and architectures CSAPP
- Assembly Basics: Registers, operands, move CSAPP 3.3-3.4
- Arithmetic & logical operations3.5
- C, assembly, machine code CSAPP 3.2

Who read the textbook before class?

Poll: What is a word (w) in assembly in x86-64?

- [1] char
- [2] short
- [3] int
- [4] long
- [5] I don't know

Intel x86 Processors

- Dominate laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
 - Now 3 volumes, about 5,000 pages of documentation
- x86 is a Complex Instruction Set Computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Compare: Reduced Instruction Set Computer (RISC)
 - RISC: *very few* instructions, with *very few* modes for each
 - RISC can be quite fast (but Intel still wins on speed!)
 - Current RISC renaissance (e.g., ARM, RISCV), especially for lowpower

Intel x86 Evolution: Milestones

Transistors Name MHz Date **8086** 1978 29K 5-10 ■ First 16-bit Intel processor. Basis for IBM PC & DOS 1MB address space 16-33 **386** 1985 275K • First 32 bit Intel processor, referred to as IA32 Added "flat addressing", capable of running Unix **■** Pentium 4E 2004 2800-3800 125M ■ First 64-bit Intel x86 processor, referred to as x86-64 1060-3333 ■ Core 2 2006 291M First multi-core Intel processor 1600-4400 ■ Core i7 2008 731M Four cores (our shark machines)

Today: Machine Programming I: Basics


- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C, assembly, machine code

Levels of Abstraction


C programmer

```
#include <stdio.h>
int main() {
  int i, n = 10, t1 = 0, t2 = 1, nxt;
  for (i = 1; i <= n; ++i) {
    printf("%d, ", t1);
    nxt = t1 + t2;
    t1 = t2;
    t2 = nxt; }
  return 0; }</pre>
```


Assembly programmer



Computer Designer



Gates, clocks, circuit layout, ...



Definitions

- Architecture: (also ISA: instruction set architecture)
 The parts of a processor design that one needs to
 understand for writing assembly/machine code.
 - Examples: instruction set specification, registers
- Microarchitecture: Implementation of the architecture
 - Examples: cache sizes and core frequency


Code Forms:

- Machine Code: The byte-level programs that a processor executes
- Assembly Code: A text representation of machine code

Example ISAs:

- Intel: x86, IA32, Itanium, x86-64
- ARM: Used in almost all mobile phones
- DICC \/. Nlow and course ICA

Assembly/Machine Code View



Programmer-Visible State

- PC: Program counter
 - Address of next instruction
 - Called "RIP" (x86-64)
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching

Memory


- Byte addressable array
- Code and user data
- Stack to support procedures

Assembly: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- (SIMD vector data types of 8, 16, 32 or 64 bytes)
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)




These are 64-bit registers, so we know this is a 64-bit add

x86-64 Integer Registers

%rax	%eax	% r8	%r8d
%rbx	%ebx	% r9	%r9d
%rcx	%есх	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d

- Can reference low-order 4 bytes (also low-order 1 & 2 bytes)
- Not part of memory (or cache)

Some History: IA32 Registers



Origin

Assembly: Operations

- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Perform arithmetic function on register or memory data
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches
 - Indirect branches

Moving Data


- Moving Data
 movq Source, Dest
- Operand Types
 - **Immediate:** Constant integer data
 - Example: \$0x400, \$-533
 - Like C constant, but prefixed with `\$'
 - Encoded with 1, 2, or 4 bytes
 - *Register:* One of 16 integer registers
 - Example: %rax, %r13
 - But %rsp reserved for special use
 - Qthers have special uses for particular instructions
 - Memory: a consecutive bytes of memory at address given by register
 - Simplest example: (%rax)
 - Various other "addressing modes"

%rax
%rcx
%rdx
%rbx
%rsi
%rdi
%rsp
%rbp

%rN

Warning: Intel docs use mov *Dest, Source*

movq Operand Combinations



Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C

```
movq (%rcx),%rax
```

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

Activity 1


If you didn't do at the start of class:

login to a shark machine, then type

```
wget http://www.cs.cmu.edu/~213/activities/gdb-and-assembly.pdf
wget http://www.cs.cmu.edu/~213/activities/gdb-and-assembly.tar
tar xf gdb-and-assembly.tar
cd gdb-and-assembly
```

Now run the program by typing ./act1 and follow its instructions for rerunning it inside GDB.

void swap (long *xp, long *yp) { long t0 = *xp; long t1 = *yp; *xp = t1; *yp = t0; }




Value
хр
ур
t0
t1

Registers


%rdi	0x120
%rsi	0x100
%rax	
%rdx	

Memory




swap:


```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```




swap:

```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```







swap: movq (%rdi), %rax # t0 = *xp movq (%rsi), %rdx # t1 = *yp movq %rdx, (%rdi) # *xp = t1

movq %rax, (%rsi) # *yp = t0
ret

Complete Memory Addressing Modes

Most General Form

```
D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]
```

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for %rsp
- S: Scale: 1, 2, 4, or 8 (*why these numbers?*)

■ Special Cases

Address Computation Instruction

■ leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

Uses

- Computing addresses without a memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8

Activity 2

- Launch activity 2 by typing gdb ./act2
- Then in gdb type r s and follow the instructions.

Address Computation Instruction

■ leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

Uses

- Computing addresses without a memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8

Example from Activity 2

```
long m12(long x)
{
   return x*12;
}
```

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t = x+2*x
salq $2, %rax # return t<<2</pre>
```

Address Computation Examples

%rdx	0xf000	
%rcx	0x0100	

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for %rsp
- Scale: 1, 2, 4, or 8 (why these numbers?)

Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C, assembly, machine code

Some Arithmetic Operations

■ Two Operand Instructions:

```
Format
         Computation
                   Dest = Dest + Src
 addq
         Src,Dest
  subq Src, Dest = Dest - Src
  imulq Src,Dest Dest = Dest * Src
  salq Src, Dest Dest = Dest << Src Also called shlq
         Src, Dest = Dest >> Src Arithmetic
  sarq
  shrq Src,Dest Dest = Dest >> Src Logical
 xorq Src,Dest Dest = Dest ^ Src
         Src, Dest = Dest \& Src
 andq
                   Dest = Dest | Src
         Src,Dest
  orq
```

- Watch out for argument order! *Src,Dest* (Warning: Intel docs use "op *Dest,Src*")
- No distinction between signed and unsigned int (why?)

Some Arithmetic Operations

One Operand Instructions

```
incq Dest Dest = Dest + 1
decq Dest Dest = Dest - 1
negq Dest Dest = - Dest
notq Dest Dest = "Dest
```

See book for more instructions

Quiz Time!

Check out:

Day 3 – Machine Programming Basics

https://canvas.cmu.edu/courses/42532/quizzes/127207

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
  long t1 = x+y;
  long t2 = z+t1;
  long t3 = x+4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
}
```

```
arith:
  leaq (%rdi,%rsi), %rax
  addq %rdx, %rax
  leaq (%rsi,%rsi,2), %rdx
  salq $4, %rdx
  leaq 4(%rdi,%rdx), %rcx
  imulq %rcx, %rax
  ret
```

Interesting Instructions

- **leaq**: address computation
- **salq**: shift
- imulq: multiplication
 - But, only used once

Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
  long t1 = x+y;
  long t2 = z+t1;
  long t3 = x+4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
}
```

```
leaq (%rdi,%rsi), %rax # t1
addq %rdx, %rax # t2
leaq (%rsi,%rsi,2), %rdx
salq $4, %rdx # t4
leaq 4(%rdi,%rdx), %rcx # t5
imulq %rcx, %rax # rval
ret
```


Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z , t4
%rax	t1, t2, rval
%rcx	t5

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C, assembly, machine code

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -Og p1.c p2.c -o p
 - Use debugging-friendly optimizations (-Og)
 - Put resulting binary in file p



Compiling Into Assembly

C Code (sum.c)

Generated x86-64 Assembly

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

Obtain (on shark machine) with command

Produces file sum.s

Warning: Will get very different results on non-Shark machines (Andrew Linux, Mac OS-X, ...) due to different versions of gcc and different compiler settings.

What it really looks like

```
.globl sumstore
       .type sumstore, @function
sumstore:
.LFB35:
       .cfi startproc
       pushq %rbx
       .cfi def cfa offset 16
       .cfi offset 3, -16
       movq %rdx, %rbx
       call plus
       movq %rax, (%rbx)
       popq %rbx
       .cfi def cfa offset 8
       ret
       .cfi endproc
.LFE35:
       .size sumstore, .-sumstore
```

What it really looks like

```
.qlobl sumstore
       .tvpe sumstore, @function
sumstore:
.LFB35:
       .cfi startproc
       pushq %rbx
       .cfi def cfa offset 16
       .cfi offset 3, -16
       movq %rdx, %rbx
       call plus
       movq %rax, (%rbx)
       popq %rbx
       .cfi def cfa offset 8
       ret
       .cfi endproc
.LFE35:
       .size sumstore, .-sumstore
```

Things that look weird and are preceded by a "are generally directives.

```
sumstore:
  pushq %rbx
  movq %rdx, %rbx
  call plus
  movq %rax, (%rbx)
  popq %rbx
  ret
```

Object Code

Code for sumstore

0×0400595 : 0x530x480x890xd30xe80xf20xff 0xff 0xff Total of 14 bytes 0x48 Each instruction 0x891, 3, or 5 bytes 0×03 0x5bStarts at address

0x0400595

0xc3

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are dynamically linked
 - Linking occurs when program begins execution

Machine Instruction Example

0x40059e: 48 89 03

C Code

Store value t where designated by dest

Assembly

- Move 8-byte value to memory
 - Quad words in x86-64 parlance
- Operands:

t: Register % rax

dest: Register %rbx

*dest: Memory M[%rbx]

Object Code

- 3-byte instruction
- Stored at address 0x40059e

Disassembling Object Code

Disassembled

Disassembler

objdump -d sum

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

Alternate Disassembly

Disassembled

Within gdb Debugger

Disassemble procedure

```
gdb sum
disassemble sumstore
```

Alternate Disassembly

Object Code

0×0400595 : 0x53 0×48 0x890xd30xe80xf20xff 0xff0xff 0×48 0x890x030x5b0xc3

Disassembled

Within gdb Debugger

Disassemble procedure

qdb sum

disassemble sumstore

Examine the 14 bytes starting at sumstore

x/14xb sumstore

What Can be Disassembled?

```
% objdump -d WINWORD.EXE

WINWORD.EXE: file format pei-i386

No symbols in "WINWORD.EXE".
Disassembly of section .text:

30001000 <.text>:
30001000:
30001001:
30001003:
30001005:
30001005:
3000100a:

Microsoft End User License Agreement
3000100a:
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

Machine Programming I: Summary

History of Intel processors and architectures

Evolutionary design leads to many quirks and artifacts

C, assembly, machine code

- New forms of visible state: program counter, registers, ...
- Compiler must transform statements, expressions, procedures into low-level instruction sequences

Assembly Basics: Registers, operands, move

 The x86-64 move instructions cover wide range of data movement forms

Arithmetic

 C compiler will figure out different instruction combinations to carry out computation