

Virtual Memory: Concepts

15-213 / 18-213: Introduction to Computer Systems
16th Lecture, Mar. 20, 2012


Instructors:
Todd C. Mowry & Anthony Rowe


Today Address spaces VM as a tool for caching VM as a tool for memory management VM as a tool for memory protection Address translation






Why Virtual Memory? There are three motivations for Virtual Memory (VM): Allow main memory (DRAM) to act as a "cache" for disk Simplifying memory management Protecting address spaces But VM works very differently from SRAM caches. Why? To understand why, let's begin with the first motivation (Once we understand that, the other aspects of VM will make more sense.)







Impact of These Properties on Design

If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?

Line size?


Associativity?


Replacement policy (if associative)?

Write through or write back?

What would the impact of these choices be on:

miss rate
hit time
miss latency
tag overhead





Indirection solves all three problems

Each process gets its own private image of memory
appears to be a full-sized private memory range
This fixes "how to choose" and "others shouldn't mess w/yours"
in addition to "making everything fit"
Implementation: translate addresses transparently
add a mapping function
to map private (i.e. "virtual") addresses to physical addresses
do the mapping on every load or store
This mapping trick is the heart of virtual memory

Address Spaces

 Linear address space: Ordered set of contiguous non-negative integer addresses:


$$\{0, 1, 2, 3 \dots \}$$


■ Virtual address space: Set of N = 2ⁿ virtual addresses

■ Physical address space: Set of M = 2^m physical addresses

- Clean distinction between data (bytes) and their attributes (addresses)
- Each datum can now have multiple addresses
- Every byte in main memory: one physical address, one (or more) virtual addresses

13






Why Virtual Memory? (Further Details)


(1) VM allows efficient use of limited main memory (RAM)


- Use RAM as a cache for the parts of a virtual address space
 - some non-cached parts stored on disk
 - some (unallocated) non-cached parts stored nowhere
- Keep only active areas of virtual address space in memory
 - · transfer data back and forth as needed
- (2) VM simplifies memory management for programmers
 - Each process gets a full, private linear address space
- (3) VM isolates address spaces
 - One process can't interfere with another's memory
 - because they operate in different address spaces
 - User process cannot access privileged information
 - different sections of address spaces have different permissions


1


Today Address spaces (1) VM as a tool for caching (2) VM as a tool for memory management (3) VM as a tool for memory protection Address translation



























Virtual memory works because of locality At any point in time, programs tend to access a set of active virtual pages called the working set Programs with better temporal locality will have smaller working sets If (working set size < main memory size) Good performance for one process after compulsory misses If (SUM(working set sizes) > main memory size) Thrashing: Performance meltdown where pages are moved (copied) in and out continuously



Simplifying allocation and sharing Memory allocation Each virtual page can be mapped to any physical page • A virtual page can be stored in different physical pages at different times Sharing code and data among processes Map multiple virtual pages to the same physical page (here: PP 6) Address Virtual Physical translation Address Address VP 1 Space for VP 2 Space PP 2 (DRAM) Process 1: (e.g., read-only library code) Virtual PP8 Address VP 1 Space for VP 2 Process 2:







Today

Address spaces

■ (1) VM as a tool for caching

■ (2) VM as a tool for memory management

■ (3) VM as a tool for memory protection

Address translation

VM Address Translation

Virtual Address Space

■ V = {0, 1, ..., N-1}

Physical Address Space

■ *P* = {0, 1, ..., *M*−1}

Address Translation

MAP: V → P U {Ø}

For virtual address a:

• MAP(a) = a' if data at virtual address a is at physical address a' in P

• MAP(a) = Øif data at virtual address a is not in physical memory

- Either invalid or stored on disk

Summary of Address Translation Symbols

Basic Parameters

■ N = 2ⁿ: Number of addresses in virtual address space

■ M = 2^m: Number of addresses in physical address space

P = 2^p : Page size (bytes)

Components of the virtual address (VA)

• VPO: Virtual page offset

• VPN: Virtual page number

■ TLBI: TLB index

TLBT: TLB tag

Components of the physical address (PA)

• **PPO**: Physical page offset (same as VPO)


■ PPN: Physical page number


• CO: Byte offset within cache line


• CI: Cache index


• CT: Cache tag

Address Translation With a Page Table Virtual address p p-1 Page table Virtual page offset (VPO) base register Virtual page number (VPN) (PTBR) Page table address Page table for process Valid Physical page number (PPN) Valid bit = 0: page not in memory (page fault) Physical page number (PPN) Physical page offset (PPO) Physical address









Speeding up Translation with a TLB Page table entries (PTEs) are cached in L1 like any other memory word PTEs may be evicted by other data references PTE hit still requires a small L1 delay

- Solution: Translation Lookaside Buffer (TLB)
 - Small hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages

TLB Miss

CPU Chip

TLB

OPPI

TLB

OPPI

TLB

OPPI

PA

Memory

A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Why?

