

15-213

## Virtual Memory April 3, 2001

### Topics

- Motivations for VM
- Address translation
- Accelerating translation with TLBs

class20.ppt

## Motivations for Virtual Memory

- **Use Physical DRAM as a Cache for the Disk**
  - Address space of a process can exceed physical memory size
  - Sum of address spaces of multiple processes can exceed physical memory
- **Simplify Memory Management**
  - Multiple processes resident in main memory.
    - Each process with its own address space
  - Only “active” code and data is actually in memory
    - Allocate more memory to processes as needed.
- **Provide Protection**
  - One process can't interfere with another.
    - because they operate in different address spaces.
  - User process cannot access privileged information
    - different sections of address spaces have different permissions.

class20.ppt

- 2 -

CS213S'01

## Motivation #1: DRAM as a “Cache” for Disk


### Full address space is quite large:

- 32-bit addresses: ~4,000,000,000 (4 billion) bytes
- 64-bit addresses: ~16,000,000,000,000,000,000 (16 quintillion) bytes

### Disk storage is ~170X cheaper than DRAM storage

- 20GB of DRAM: ~\$20,000
- 20GB of disk: ~\$120

To access large amounts of data in a cost-effective manner, the bulk of the data must be stored on disk




class20.ppt

- 3 -

CS213S'01

## Levels in Memory Hierarchy



class20.ppt


- 4 -

CS213S'01

## DRAM vs. SRAM as a "Cache"

### DRAM vs. disk is more extreme than SRAM vs. DRAM

- **Access latencies:**
  - DRAM ~ 10X slower than SRAM
  - Disk ~ **100,000X** slower than DRAM
- **Importance of exploiting spatial locality:**
  - First byte is ~ **100,000X** slower than successive bytes on disk
  - » vs. ~ 4X improvement for page -mode vs. regular accesses to DRAM
- **Bottomline:**
  - Design decisions made for DRAM caches driven by enormous cost of misses



class20.ppt

- 5 -

CS213S'01

## Impact of These Properties on Design

If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?

- Linesize?
  -
- Associativity?
  -
- Write through or writeback?
  -

What should the impact of these choices be on:

- missrate
  -
- hittime
  -
- misslatency
  -
- tag storage overhead
  -

class20.ppt


- 6 -

CS213S'01

## Locating an Object in a "Cache"

### SRAM Cache

- Tag stored with cache line
- Maps from cache block to memory blocks
  - From cached to uncached form
- Not a tag for block not in cache
- Hardware retrieves information
  - can quickly match against multiple tags



class20.ppt


- 7 -

CS213S'01

## Locating an Object in a "Cache" (cont.)

### DRAM Cache

- Each allocated page of virtual memory has an entry in page table
- Mapping from virtual pages to physical pages
  - From uncached form to cached form
- Page table entry even if page not in memory
  - Specifies disk address
- OS retrieves information



class20.ppt


- 8 -

CS213S'01

## A System with Physical Memory Only

### Examples:

- most Cray machines, early PCs, nearly all embedded systems, etc.



Addresses generated by the CPU point directly to bytes in physical memory

class20.ppt


- 9 -

CS213S'01

## A System with Virtual Memory

### Examples:

- workstations, servers, modern PCs, etc.



**Address Translation:** Hardware converts *virtual addresses* to *physical addresses* via an OS-managed lookup table ( *pagetable* )

class20.ppt


- 10 -

CS213S'01

## Page Faults (Similar to "Cache Misses")

### What if an object is on disk rather than in memory?

- Page table entry indicates virtual address not in memory
- OS exception handler invoked to move data from disk into memory
  - current process suspends, others can resume
  - OS has full control over placement, etc.



class20.ppt

- 11 -

CS213S'01

## Servicing a Page Fault

### Processor Signals Controller


- Read block of length  $P$  starting at disk address  $X$  and store starting at memory address  $Y$

### Read Occurs

- Direct Memory Access (DMA)
- Under control of I/O controller

### I/O Controller Signals Completion

- Interrupt processor
- OS resumes suspended process



class20.ppt

- 12 -


CS213S'01

## Motivation#2:MemoryManagement

Multiple processes can reside in physical memory.  
How do we resolve address conflicts?

- what if two processes access something at the same address?

Linux/x86  
process  
memory  
image




class20.ppt

- 13 -

CS213S'01

## Solution: Separate Virtual Addr. Spaces

- Virtual and physical address spaces divided into equal -sized blocks
  - blocks are called "pages" (both virtual and physical)
- Each process has its own virtual address space
  - operating system control shows virtual pages as assigned to physical memory



class20.ppt


- 14 -

CS213S'01

## Contrast: Macintosh Memory Model

MACOS1 -9

- Does not use traditional virtual memory



All program objects accessed through "handles"

- Indirect reference through pointer table
- Objects stored in shared global address space

class20.ppt

- 15 -

CS213S'01


## Macintosh Memory Management

Allocation/ Deallocation

- Similar to free -list management of malloc/free

Compaction

- Can move any object and just update the (unique) pointer in pointer table



class20.ppt

- 16 -

CS213S'01

## Mac vs. VM -Based Memory Mgmt

### Allocating, deallocating, and moving memory:

- can be accomplished by both techniques

### Block sizes:

- **Mac:** variable -sized
  - may be very small or very large
- **VM:** fixed -size
  - size is equal to *one page* (4KB on x86 Linux systems)

### Allocating contiguous chunks of memory:

- **Mac:** contiguous allocation is *required*
- **VM:** can map contiguous range of virtual addresses to disjoint ranges of physical addresses

### Protection

- **Mac:** “wildwrite” by one process can corrupt another’s data

class20.ppt

- 17 -

CS213S'01

## MACOSX

### “Modern” Operating System

- Virtual memory with protection
- Preemptive multitasking
  - Other versions of MacOS require processes to voluntarily relinquish control

### Based on MACHOS

- Developed at CMU in late 1980’s

class20.ppt

- 18 -

CS213S'01

## Motivation #3: Protection

### Protection goals:

- Cannot read/write memory from another process
- Cannot write into shared libraries

### Processes can only see virtual addresses

- Cannot get to physical addresses directly
- Can only go through the page table
- If a physical page is not in a process’ page table, it is “invisible”

### Page table entry contains access rights information

- hardware enforces this protection (trap into OS if violation occurs)
- The page table itself is in protected memory

### When allocating a new physical page, it is cleared


- Important that the process cannot see the previous contents

class20.ppt

- 19 -

CS213S'01

## Protection: Example



- Process i and j can only read physical page 9
- Process i cannot even see page 6

class20.ppt

- 20 -

CS213S'01

## Motivations for Virtual Memory

- **Use Physical DRAM as a Cache for the Disk**
  - Address space of a process can exceed physical memory size
  - Sum of address spaces of multiple processes can exceed physical memory
- **Simplify Memory Management**
  - Multiple processes resident in main memory.
    - Each process with its own address space
  - Only “active” code and data is actually in memory
    - Allocate more memory to process as needed.
- **Provide Protection**
  - One process can’t interfere with another.
    - because they operate in different address spaces.
  - User process cannot access privileged information
    - different sections of address spaces have different permissions.

class20.ppt

- 21 -


CS213S'01

## VM Address Translation

$V = \{0, 1, \dots, N - 1\}$  virtual address space  $N > M$   
 $P = \{0, 1, \dots, M - 1\}$  physical address space

MAP:  $V \rightarrow PU\{\emptyset\}$  address mapping function

MAP(a) = a' if data at virtual address a is present at physical address a' in P  
 =  $\emptyset$  if data at virtual address a is not present in P



class20.ppt


- 22 -

CS213S'01

## VM Address Translation

### Parameters

- $P = 2^p$  = pagesize (bytes).
- $N = 2^n$  = Virtual address limit
- $M = 2^m$  = Physical address limit




Notice that the page offset bits don't change as a result of translation

class20.ppt

- 23 -

CS213S'01

## Page Tables




class20.ppt

- 24 -

CS213S'01

## Address Translation via Page Table



class20.ppt

- 25 -

CS213S'01

## Page Table Operation

### Translation

- Separate (set of) page table(s) per process
- VPN forms index into page table (points to a page table entry)

### Computing Physical Address

- **Page Table Entry (PTE)** provides information about page
  - if (valid bit = 1) then the page is in memory.
    - » Use physical page number (PPN) to construct address
  - if (valid bit = 0) then the page is on disk
    - » Page fault
    - » Must load page from disk into main memory before continuing

### Checking Protection


- **Access rights field** indicate allowable access
  - e.g., read-only, read-write, execute-only
  - typically support multiple protection modes (e.g., kernel vs. user)
- **Protection violation fault** if user doesn't have necessary permission

class20.ppt

- 26 -

CS213S'01

## Integrating VM and Cache



### Most Caches "Physically Addressed"

- Accessed by physical addresses
- Allows multiple processes to have blocks in cache at same time
- Allows multiple processes to share pages
- Cache doesn't need to be concerned with protection issues
  - Access rights checked as part of address translation

### Perform Address Translation Before Cache Lookup

- But this could involve a memory access itself (of the PTE)
- Of course, page table entries can also become cached

class20.ppt


- 27 -

CS213S'01

## Speeding up Translation with a TLB

### "Translation Lookaside Buffer" (TLB)


- Small hardware cache in MMU (Memory Management Unit)
- Maps virtual page number to physical page numbers
- Contains complete page table entries for small number of pages



class20.ppt

- 28 -

CS213S'01



### Example Sizes

**Virtual Address (32 bits)**

- 19 bits page number
- 13 bits page offset (8 Kbyte pages)

**TLB**

- 128 entries
- 4-way set associative
- How many bits is the TLB tag?

Virtual address

tag	idx	pageoffset
-----	-----	------------

**L1 Cache**

- 32 Kbytes
- 4-way set associative
- 32-byte line size
- How many bits in the cache tag?

physical address

tag	idx	offset
-----	-----	--------

class20.ppt      - 30 -      CS213S'01

### Multi-Level Page Tables

**Given:**

- 4KB ( $2^{12}$ ) page size
- 32-bit address space
- 4-byte PTE

**Problem:**

- Would need a 4MB page table!  
–  $2^{20} \times 4$  bytes

**Common solution**

- multi-level page tables
- e.g., 2-level table (P6)
  - Level 1 table: 1024 entries, each of which points to a Level 2 page table.
  - Level 2 table: 1024 entries, each of which points to a page

class20.ppt      - 31 -      CS213S'01

### Main Themes

**Programmer's View**

- Large "flat" address space
  - Can allocate large blocks of contiguous addresses
- Processor "owns" machine
  - Has private address space
  - Unaffected by behavior of other processes

**System View**

- User virtual address space created by mapping to set of pages
  - Need not be contiguous
  - Allocated dynamically
  - Enforce protection during address translation
- OS manages many processes simultaneously
  - Continually switching among processes
  - Especially when one must wait for resource
    - » E.g., disk I/O to handle page fault

class20.ppt      - 32 -      CS213S'01