

Carnegie Mellon

Introduction to Computer Systems

15-213/18-243, fall 2009
4th Lecture, Sep. 3rd

Instructors:
Roger B. Dannenberg and Greg Ganger

3

Carnegie Mellon

Last Time: Floating Point

- Fractional binary numbers
- IEEE floating point standard: Definition
- Example and properties
- Rounding, addition, multiplication
- Floating point in C
- Summary

2

Carnegie Mellon

Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move

3

Carnegie Mellon

Intel x86 Processors

- Totally dominate computer market
- Evolutionary design
 - Backwards compatible back to 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!

4

Carnegie Mellon

Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
■ 8086	1978	29K	5-10
■ First 16-bit processor. Basis for IBM PC & DOS ■ 1MB address space			
■ 386	1985	275K	16-33
■ First 32 bit processor, referred to as IA32 ■ Added "flat addressing" ■ Capable of running Unix ■ 32-bit Linux/gcc uses no instructions introduced in later models			
■ Pentium 4F	2005	230M	2800-3800
■ First 64-bit processor ■ Meanwhile, Pentium 4s (Netburst arch.) phased out in favor of "Core" line			

5

Carnegie Mellon

Intel x86 Processors: Overview

Architectures	Processors
X86-16	8086
	286
	386
	486
	Pentium
X86-32/IA32	Pentium MMX
	Pentium III
	Pentium 4
	Pentium 4E
X86-64 / EM64t	Pentium 4F
	Core 2 Duo
	Core i7


IA: often redefined as latest Intel architecture

6

Intel x86 Processors, contd.

Machine Evolution

486	1989	1.9M
Pentium	1993	3.1M
Pentium/MMX	1997	4.5M
PentiumPro	1995	6.5M
Pentium III	1999	8.2M
Pentium 4	2001	42M
Core 2 Duo	2006	291M



Added Features

- Instructions to support multimedia operations
 - Parallel operations on 1, 2, and 4-byte data, both integer & FP
- Instructions to enable more efficient conditional operations

Linux/GCC Evolution

- Very limited

7

More Information

- Intel processors ([Wikipedia](#))
- Intel [microarchitectures](#)

8

New Species: ia64, then IPF, then Itanium,...

Name	Date	Transistors
------	------	-------------

- Itanium** 2001 10M
 - First shot at 64-bit architecture: first called IA64
 - Radically new instruction set designed for high performance
 - Can run existing IA32 programs
 - On-board "x86 engine"
 - Joint project with Hewlett-Packard

- Itanium 2** 2002 221M
 - Big performance boost

- Itanium 2 Dual-Core** 2006 1.7B

Itanium has not taken off in marketplace

- Lack of backward compatibility, no good compiler support, Pentium 4 got too good

9

x86 Clones: Advanced Micro Devices (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

Recently

- Intel much quicker with dual core design
- Intel currently far ahead in performance
- em64t backwards compatible to x86-64

10

Intel's 64-Bit

Intel Attempted Radical Shift from IA32 to IA64

- Totally different architecture (Itanium)
- Executes IA32 code only as legacy
- Performance disappointing

AMD Stepped in with Evolutionary Solution

- x86-64 (now called "AMD64")

Intel Felt Obligated to Focus on IA64

- Hard to admit mistake or that AMD is better

2004: Intel Announces EM64T extension to IA32

- Extended Memory 64-bit Technology
- Almost identical to x86-64!
- Our Saltwater fish machines

Meanwhile: EM64t well introduced, however, still often not used by OS, programs

11

Our Coverage

IA32

- The traditional x86

x86-64/EM64T

- The emerging standard

Presentation

- Book has IA32
- Handout has x86-64
- Lecture will cover both

12

Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move


13

Definitions

- Architecture:** (also instruction set architecture: ISA) The parts of a processor design that one needs to understand to write assembly code.
- Microarchitecture:** Implementation of the architecture.
- Architecture examples:** instruction set specification, registers.
- Microarchitecture examples:** cache sizes and core frequency.
- Example ISAs (Intel): x86, IA, IPF

14

Assembly Programmer's View




Programmer-Visible State

- PC: Program counter**
 - Address of next instruction
 - Called "EIP" (IA32) or "RIP" (x86-64)
- Register file**
 - Heavily used program data
- Condition codes**
 - Store status information about most recent arithmetic operation
 - Used for conditional branching
- Memory**
 - Byte addressable array
 - Code, user data, (some) OS data
 - Includes stack used to support procedures

15

Turning C into Object Code

- Code in files `p1.c p2.c`
- Compile with command: `gcc -O p1.c p2.c -o p`
 - Use optimizations (`-O`)
 - Put resulting binary in file `p`



16

Compiling Into Assembly

C Code

```
int sum(int x, int y)
{
    int t = x+y;
    return t;
}
```

Generated IA32 Assembly

```
sum:
    pushl %ebp
    movl %esp, %ebp
    movl 12(%ebp), %eax
    addl 8(%ebp), %eax
    movl %ebp, %esp
    popl %ebp
    ret
```

Obtain with command

```
gcc -O -S
code.c
```

Produces file `code.s`

Some compilers use single instruction "leave"

17

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, or 4 bytes**
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes**
- No aggregate types such as arrays or structures**
 - Just contiguously allocated bytes in memory

18

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

19

Object Code

Code for `sum`

```
0x401040 <sum>:
0x55
0x89
0xe5
0x8b
0x45
0x0c
0x03
0x45
0x08
0x89
0xec
0x5d
0xc3
```

- Total of 13 bytes
- Each instruction 1, 2, or 3 bytes
- Starts at address 0x401040

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for `malloc`, `printf`
- Some libraries are *dynamically linked*
 - Linking occurs when program begins execution

20

Machine Instruction Example

```
int t = x+y;
```

C Code

- Add two signed integers

```
addl 8(%ebp), %eax
```

Assembly

- Add 2 4-byte integers
 - "Long" words in GCC parlance
- Same instruction whether signed or unsigned
- Operands:
 - x: Register `%eax`
 - y: Memory `M[%ebp+8]`
 - t: Register `%eax`
- Return function value in `%eax`

Similar to expression:

```
x += y
```

More precisely:

```
int eax;
int *ebp;
eax += ebp[2]
```

```
0x401046: 03 45 08
```

Object Code

- 3-byte instruction
- Stored at address 0x401046

21

Disassembling Object Code

Disassembled

```
00401040 <_sum>:
0: 55          push  %ebp
1: 89 e5       mov   %esp,%ebp
3: 8b 45 0c    mov   0xc(%ebp),%eax
6: 03 45 08    add   0x8(%ebp),%eax
9: 89 ec       mov   %ebp,%esp
b: 5d         pop   %ebp
c: c3         ret
d: 8d 76 00    lea   0x0(%esi),%esi
```

Disassembler

```
objdump -d p
```

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

22

Alternate Disassembly

Object

```
0x401040:
0x55
0x89
0xe5
0x8b
0x45
0x0c
0x03
0x45
0x08
0x89
0xec
0x5d
0xc3
```

Disassembled

```
0x401040 <sum>:  push  %ebp
0x401041 <sum+1>:  mov   %esp,%ebp
0x401043 <sum+3>:  mov   0xc(%ebp),%eax
0x401046 <sum+6>:  add   0x8(%ebp),%eax
0x401049 <sum+9>:  mov   %ebp,%esp
0x40104b <sum+11>: pop   %ebp
0x40104c <sum+12>: ret
0x40104d <sum+13>: lea   0x0(%esi),%esi
```

Within gdb Debugger

```
gdb p
```

```
disassemble sum
```

- Disassemble procedure

```
x/13b sum
```

- Examine the 13 bytes starting at `sum`

23

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
```

```
WINWORD.EXE: file format pei-i386
```

```
No symbols in "WINWORD.EXE".
```

```
Disassembly of section .text:
```

```
30001000 <.text>:
30001000: 55          push  %ebp
30001001: 8b ec       mov   %esp,%ebp
30001003: 6a ff       push  $0xffffffff
30001005: 68 90 10 00 push  $0x30001090
3000100a: 68 91 dc 4c push  $0x304cdc91
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

24

Carnegie Mellon

Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move

25

Carnegie Mellon

Integer Registers (IA32)

				Origin (mostly obsolete)
general purpose	%eax	%ax	%ah %al	accumulate
	%ecx	%cx	%ch %cl	counter
	%edx	%dx	%dh %dl	data
	%ebx	%bx	%bh %bl	base
	%esi	%si		source index
	%edi	%di		destination index
	%esp	%sp		stack pointer
%ebp	%bp		base pointer	

16-bit virtual registers (backwards compatibility)

26

Carnegie Mellon

Moving Data: IA32

- Moving Data
 - movx Source, Dest
 - x in {b, w, l}
 - movl Source, Dest: Move 4-byte "long word"
 - movw Source, Dest: Move 2-byte "word"
 - movb Source, Dest: Move 1-byte "byte"
- Lots of these in typical code

%eax
%ecx
%edx
%ebx
%esi
%edi
%esp
%ebp

27

Carnegie Mellon

Moving Data: IA32

- Moving Data
 - movl Source, Dest:
- Operand Types
 - Immediate: Constant integer data
 - Example: \$0x400, \$-533
 - Like C constant, but prefixed with '\$'
 - Encoded with 1, 2, or 4 bytes
 - Register: One of 8 integer registers
 - Example: %eax, %edx
 - But %esp and %ebp reserved for special use
 - Others have special uses for particular instructions
 - Memory: 4 consecutive bytes of memory at address given by register
 - Simplest example: (%eax)
 - Various other "address modes"

%eax
%ecx
%edx
%ebx
%esi
%edi
%esp
%ebp

28

Carnegie Mellon

movl Operand Combinations

	Source	Dest	Src, Dest	C Analog
movl	Imm	Reg	movl \$0x4, %eax	temp = 0x4;
		Mem	movl \$-147, (%eax)	*p = -147;
	Reg	Reg	movl %eax, %edx	temp2 = temp1;
		Mem	movl %eax, (%edx)	*p = temp;
	Mem	Reg	movl (%eax), %edx	temp = *p;
		Mem		

Cannot do memory-memory transfer with a single instruction

29

Carnegie Mellon

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - movl (%ecx), %eax
- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset
 - movl 8(%ebp), %edx

30

Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    pushl %ebp
    movl %esp,%ebp
    pushl %ebx

    movl 12(%ebp),%ecx
    movl 8(%ebp),%edx
    movl (%ecx),%eax
    movl (%edx),%ebx
    movl %eax, (%edx)
    movl %ebx, (%ecx)

    movl -4(%ebp),%ebx
    movl %ebp,%esp
    popl %ebp
    ret
```

Set Up

Body

Finish

31

Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    pushl %ebp
    movl %esp,%ebp
    pushl %ebx

    movl 12(%ebp),%ecx
    movl 8(%ebp),%edx
    movl (%ecx),%eax
    movl (%edx),%ebx
    movl %eax, (%edx)
    movl %ebx, (%ecx)

    movl -4(%ebp),%ebx
    movl %ebp,%esp
    popl %ebp
    ret
```

Set Up

Body

Finish

32

Understanding Swap

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Register	Value
%ecx	yp
%edx	xp
%eax	t1
%ebx	t0

Stack (in memory)

Offset	Value
12	yp
8	xp
4	Rtn adr
0	Old %ebp ← %ebp
-4	Old %ebx

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax, (%edx) # *xp = eax
movl %ebx, (%ecx) # *yp = ebx
```

33

Understanding Swap

Register	Value
%eax	
%edx	
%ecx	
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Stack (in memory)

Offset	Value
12	yp
8	xp
4	Rtn adr
0	Old %ebp
-4	Old %ebx

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax, (%edx) # *xp = eax
movl %ebx, (%ecx) # *yp = ebx
```

34

Understanding Swap

Register	Value
%eax	
%edx	
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Stack (in memory)

Offset	Value
12	yp
8	xp
4	Rtn adr
0	Old %ebp
-4	Old %ebx

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax, (%edx) # *xp = eax
movl %ebx, (%ecx) # *yp = ebx
```

35

Understanding Swap

Register	Value
%eax	
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Stack (in memory)

Offset	Value
12	yp
8	xp
4	Rtn adr
0	Old %ebp
-4	Old %ebx

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax, (%edx) # *xp = eax
movl %ebx, (%ecx) # *yp = ebx
```

36

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Offset

123	Address 0x124
456	0x120
	0x11c
	0x118
	0x114
	0x110
0x120	0x10c
0x124	0x108
Rtn adr	0x104
	0x100

yp 12
xp 8
Rtn adr 4
%ebp → 0
-4

```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

37

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset

123	Address 0x124
456	0x120
	0x11c
	0x118
	0x114
	0x110
0x120	0x10c
0x124	0x108
Rtn adr	0x104
	0x100

yp 12
xp 8
Rtn adr 4
%ebp → 0
-4

```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

38

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset

456	Address 0x124
456	0x120
	0x11c
	0x118
	0x114
	0x110
0x120	0x10c
0x124	0x108
Rtn adr	0x104
	0x100

yp 12
xp 8
Rtn adr 4
%ebp → 0
-4

```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

39

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset

456	Address 0x124
123	0x120
	0x11c
	0x118
	0x114
	0x110
0x120	0x10c
0x124	0x108
Rtn adr	0x104
	0x100

yp 12
xp 8
Rtn adr 4
%ebp → 0
-4

```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

40

Complete Memory Addressing Modes

■ Most General Form

$D(Rb, Ri, S) \quad Mem[Reg[Rb] + S * Reg[Ri] + D]$

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
 - Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (*why these numbers?*)

■ Special Cases

(Rb, Ri) $Mem[Reg[Rb] + Reg[Ri]]$

D(Rb, Ri) $Mem[Reg[Rb] + Reg[Ri] + D]$

(Rb, Ri, S) $Mem[Reg[Rb] + S * Reg[Ri]]$

41