II. Constraints on Scheduling
III. List Scheduling
[ALSU 10.1-10.3]
Phillip B. Gibbons
15745: Instruction Scheduling
Carnegie Mellon $\square$

Optimization: What's the Point? (A Quick Review)
Machine-Independent Optimizations:

- e.g., constant propagation \& folding, redundancy elimination, dead-code
elimination, etc.
- Goal: eliminate work


## Machine-Dependent Optimizations:

- register allocation
- Goal: reduce cost of accessing data
- instruction scheduling
- Goal: ???
- ...
...


## The Goal of Instruction Scheduling

- Assume that the remaining instructions are all essential
- (otherwise, earlier passes would have eliminated them)
- How can we perform this fixed amount of work in less time?
- Answer: execute the instructions in parallel

Time

I. Hardware Support for Parallel Execution

- Three forms of parallelism are found in modern machines:
- Pipelining
- Superscalar Processing
- Multicore
$\qquad$ - Instruction Scheduling

Automatic Parallelizatio [future lecture]

## Pipelining

## Pipelining Illustration

Basic idea:

- break instruction into stages that can be overlapped


## FF $\mathrm{RFF} \mathrm{Ex} \times \mathrm{ME} \mid \mathrm{wa}$

Example: simple 5-stage pipeline from early RISC machines


IF = Instruction Fetch
$\mathrm{RF}=$ Decode \& Register Fetch
EX = Execute on ALU
ME = Memory Access
WB $=$ Write Back to Register File
Time

Pipelining Illustration
Beyond 5-Stage Pipelines: Even More Parallelism

- Should we simply make pipelines deeper and deeper?

- registers between pipeline stages have fixed overheads
- hence diminishing returns with more stages (Amdahl's Law)
- value of pipe stage unclear if < time for integer add
- However, many consumers think "performance = clock rate"
- perceived need for higher clock rates -> deeper pipelines
- e.g., Pentium 4 processor had a 20 -stage pipeline [2000-2008]
- In a given cycle, each instruction is in a different stage



## Beyond Pipelining: "Superscalar" Processing

- Basic Idea:
- multiple (independent) instructions can proceed simultaneously through the same pipeline stages
- Requires additional hardware
- example: "Execute" stage


Abstract Abstract
Representation


Hardware for Scalar Pipeline:


Hardware for 2-way Superscalar: 2 ALUs

Superscalar Pipeline Illustration


Original (scalar) pipeline:

- Only one instruction in a given pipe stage at a given time

Superscalar pipeline:

- Multiple instructions in the same pipe stage at the same time
II. Constraints on Scheduling


## Constraint \#1: Hardware Resources

- Processors have finite resources, and there are often constraints on how these resources can be used.

1. Hardware Resources

## Examples:

- Finite issue width
- Limited functional units (FUs) per given instruction type
- Limited pipelining within a given functional unit (FU)


## Finite Issue Width

- Prior to superscalar processing:
- processors only "issued" one instruction per cycle
- Even with superscalar processing:
- limit on total \# of instructions issued per cycle


Limited Pipelining within a Functional Unit

- e.g., only 1 new floating-point division once every 2 cycles


[^0]Carnegie Mellon

Limited FUs per Instruction Type

- e.g., a 4 -way superscalar might only be able to issue up to 2 integer, 1 memory, and 1 floating-point insts per cycle

on $\square$


## 1. Hardware Resources

$\longrightarrow$ 2. Data Dependences
3. Control Dependences

## Constraint \#2: Data Dependences

- If we read or write a data location "too early", the program may behave incorrectly.
(Assume that initially, $\mathbf{x}=0$. )

(no simple fix)
ruction Scheduling

Why Data Dependences are Challenging

$$
\begin{gathered}
\mathbf{x}=\mathrm{a}[\mathrm{i}] \\
\star_{\mathrm{p}}=1 ; \\
\mathrm{y}=\mathrm{*}_{\mathrm{q}} ; \\
\star_{\mathrm{r}}=\mathrm{z} ;
\end{gathered}
$$

- which of these instructions can be reordered?
- ambiguous data dependences are very common in practice
- difficult to resolve, despite fancy pointer analysis [next lecture]

Hardware Limitations: Multi-cycle Execution Latencies

- Simple instructions often "execute" in one cycle
- (as observed by other instructions in the pipeline)
- e.g., integer addition
- More complex instructions may require multiple cycles
- e.g., integer division, square-root
- cache misses!
- These latencies, when combined with data dependencies, can result in non-trivial critical path lengths through code
- ensures correct execution
- but may suffer poor performance
- Aggressive approach?
- is there a way to safely reorder instructions?


## Constraints on Scheduling

## 1. Hardware Resources <br> 2. Data Dependences


3. Control Dependences
ele ele

## Scheduling Constraints: Summary

- Hardware Resources
- finite set of FUs with instruction type, bandwidth, and latency constraints
- cache hierarchy also has many constraints
- Data Dependences
- can't consume a result before it is produced
- ambiguous dependences create many challenges
- Control Dependences
- impractical to schedule for all possible paths
- choosing an "expected" path may be difficult
- recovery costs can be non-trivial if you are wrong

Constraint \#3: Control Dependences


- What do we do when we reach a conditional branch?
- choose a "frequently-executed" path?
_ choose multiple paths?


## III. List Scheduling

- The most common technique for scheduling instructions within a basic block

Basic block scheduling doesn't need to worry about:

- control flow [future lecture]

Does need to worry about:

- data dependences
- hardware resources

- Even without control flow, the problem is still NP-hard



## List Scheduling Algorithm: Inputs and Outputs

Algorithm reproduced from:

- "An Experimental Evaluation of List Scheduling", Keith D. Cooper, Philip J. Schielke, and Devika Subramanian. Rice University, Department of Computer Science Technical Repor 98-326, September 1998.
Inputs:

| Data Precedence |
| :--- |
| Graph (DPG) |

Marameters

| Output: |  |  |  |
| :---: | :---: | :---: | :---: |
| Scheduled Code |  |  |  |
| ALU 0 | ALU 1 | FP |  |
| 10 | 12 | --- | 0 |
| --- | 11 | 14 | 1 |
| 13 | 18 | 16 | 2 |
| 110 | --- | 111 | 3 |
| 17 | 19 | 15 | 4 |

( $17, \mathrm{I} 10, \mathrm{I} 11$ not shown in DPG)

15745: Instruction Scheduling
-
Carnegie Mellon

## What Makes Life Interesting: Choice

## Easy case:

- all ready instructions can be scheduled this cycle


Interesting case:

- we need to pick a subset of the ready instructions

- List scheduling makes choices based upon priorities
- assigning priorities correctly is a key challenge


## List Scheduling: The Basic Idea

- Maintain a list of instructions that are ready to execute
- data dependence constraints would be preserved
- machine resources are available
- Moving cycle-by-cycle through the schedule template
- choose instructions from the list \& schedule them
- update the list for the next cycle



## Intuition Behind Priorities

- Intuitively, what should the priority correspond to?
- What factors are used to compute it?
- data dependences?
- machine parameters?

\# of FUs:
2 INT, 1 FP
atencies:
add = 1 cycle, .
Pipelining:
1 add/cycle, ...

Representing Data Dependences:
The Data Precedence Graph (DPG)

- Two different kinds of edges:

- do they affect scheduling differently?

RAW: read waits for value to be computed
WAR: write only needs to wait for read to start

- What about output dependences?
WAW: earlier write is removed by Dead Code Elimination

5745: Instruction Scheduling

## Computing Priorities (Cont.)

- Now let's also take anti-dependences into account
- i.e. anti-edges in the set $\mathrm{E}^{\prime}$
$\operatorname{priority}(x)=\left\{\begin{array}{l}\operatorname{latency}(x) \\ {\max \left(\text { latency }(x)+\max _{(x, y) \in E}(\operatorname{priority}(y)),\right.}^{\left.\max _{(x, y) \in E^{\prime}}(\operatorname{priority}(y))\right)} .\end{array}\right.$
if $x$ is a leaf
otherwise.


15745: Instruction Scheduling
Carnegie Mellon

## Computing Priorities

- Let's start with just true dependences (i.e. "edges" in DPG)
- Priority = latency-weighted depth in the DPG
$\operatorname{priority}(x)=\max \left(\forall_{l \in \text { leaves }(D P G)} \forall_{p \in \operatorname{paths}(x, \ldots, l)} \sum_{p_{i}=x}^{l}\right.$ latency $\left.\left(p_{i}\right)\right)$



## List Scheduling Algorithm

```
cycle \(=0\);
ready-list \(=\) root nodes in DPG; inflight-list \(=\{ \}\);
while ( \(\mid\) ready-list|+|inflight-list| \(>0\) ) \(\& \&\) an issue slot is available)
for op \(=\) (all nodes in ready-list in descending priority order)
if (an FU exists for op to start at cycle)
remove op from ready-list and add to inflight-list;
add op to schedule at time cycle,
if (op has an outgoing anti-edge)
add all targets of op's anti-edges that are ready to ready-list;
,
cycle \(=\) cycle +1 ;
for op \(=\) (all nodes in inflight-1ist)
f (op finishes at time cycle)
remove op from inflight-list;
check nodes waiting for op \(\&\) add to ready-list if all operands available
,
, \({ }^{\prime}\)
Carnegie Mellon
15745: Instruction Scheduling
List Scheduling Algorithm
```

- 



## List Scheduling Example

10: $a=1$
I1: $f=a+x$
I2: $\mathrm{b}=7$
I3: $c=9$
I4: $g=f+b$
I4: $g=f+b$
I5: $d=13$
15: $d=13$
16: e $=19$;
17: $\mathrm{h}=\mathrm{f}+\mathrm{c}$
18: $j=d+y$
19: $z=-1$
I10: JMP L1

. 2 identical fully-pipelined FUs
adds take 2 cycles; all other insts take 1 cycle


Contrasting the Two Schedules

- Breaking ties arbitrarily may not be the best approach


11: $f=a+x$
I1: $f=a+$
I2: $b=7$
I2: $\mathrm{b}=7$
I3: $c=9$
I4: $g=f+b$
15: $\mathrm{d}=13$
I7: $\mathrm{h}=\mathrm{f}+\mathrm{c}$
8: $j=d+y$
19: $z=-1$
I10: JMP L1


- 2 identical fully-pipelined FUs
adds take 2 cycles; all other insts take 1 cycle


## Backward List Scheduling

## Backward List Scheduling

## Modify the algorithm as follows:

- reverse the direction of all edges in the DPG
- schedule the finish times of each operation
- start times must still be used to ensure FU availability


Forward Scheduling Priorities


Backward Scheduling Priorities

Backward List Scheduling Example Let's Schedule it Forward First


Hardware parameters:

- 2 INT units: ADDs take 2 cycles; others take 1 cycle
- 1 MEM unit: stores (ST) take 4 cycles


Now Let's Try Scheduling Backward


Hardware parameters:

- 2 INT units: ADDs take 2 cycles; others take 1 cycle
- 1 MEM unit: stores (ST) take 4 cycles

45745: Carnegie Mellon

Contrasting Forward vs. Backward List Scheduling

| Forward |  |  |  | Backward |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INT | INT | MEM | Cycle | INT | INT | MEM | Cycle |
| LDIa | LSL | $\cdots$ | 0 | LDla | --- | --- | 0 |
| LDIb | LDIC | ---- | 1 | ADDI | LSL | ---- | 1 |
| LDId | ADDa | ---- | 2 | ADDd | LDIC | ---- | 2 |
| ADDb | ADDC | ---- | 3 | ADDC | LDId | STe | 3 |
| ADDd | ADDI | STa | 4 | ADDb | LDla | STd | 4 |
| CMP | ---- | STb | 5 | ADDa | $\cdots$ | STc | 5 |
| ---- | ---- | STc | 6 | ---- | ---- | STb | 6 |
| ---- | $\cdots$ | STd | 7 | --- | ---- | STa | 7 |
| ---- | ---- | STe | 8 | ---- | ---- | ---- | 8 |
| ---- | ---- | ---- | 9 | ---- | ---- | ---- | 9 |
| ---- | ---- | ---- | 10 | CMP | ---- | ---- | 10 |
| ---- | ---- | ---- | 11 | BR | ---- | ---- | 11 |
| BR | ---- | ---- | 12 |  |  |  |  |

- backward scheduling clusters work near the end
- backward is better in this case, but this is not always true

5: Instruction Schedulin
15745: Instruction Scheduling ـ

## Evaluation of List Scheduling

Cooper et al. propose "RBF" scheduling:

- schedule each block M times forward \& backward
- break any priority ties randomly


## For real programs:

- regular list scheduling works very well

For synthetic blocks:

- RBF wins when "available parallelism" (AP) is $\sim 2.5$
- for smaller AP, scheduling is too constrained
- for larger AP, any decision tends to work well


## Efficient Instruction Scheduling for a Pipelined Architecture

## List Scheduling Wrap-Up

- The priority function can be arbitrarily sophisticated
- e.g., filling branch delay slots in early RISC processors
- List scheduling is widely used, and it works fairly well
- It is limited, however, by basic block boundaries

Phillip B. Gibbons* \& Steven S. Muchnick**
[My first publication. "PLDI" 1986]
Hewlet--Packard Laboratories
1501 Page Mill Road

## Abstract

As part of an effort to develop an optimizing compiler for apipelined architecture, a code reorganization algorithm ha been developed that significantly reduces the number of nun-
time pipeline interlocks. In a pass after code generation, the mipe pipeline interlocks. In a pass after code generation, the
algorithm uses a dag representation to heuristically schedule the instructions in each basic block.
Previous algorithms for reducing pipeline interlocks have had worst-case runtimes of at least $O\left(\right.$ n $\left.^{4}\right)$. By using a dag
representation which prevents scheduling deadlocks and representation which prevents scheduling deadlocks and a
selection method that requires no lookahead, the resulting algo selection method that requires no lookahead, the resulting algo-
rithm reorganizes instructions almost as effectively in practice, while having an $O\left(n^{2}\right)$ worst-case runtime.

## . Introduction

The architecture we have studied has many features which

Fortunately, not all pairs of consecutive instructions cause pipeline hazards. In the architecture under consideration, the Ooly hazards are register- and memory-based: 1) loading a
register from memory followed by using that register as a register from memory followed by using that register as
source, 2) storing to any memory location followed by loadin from any location, and 3) loading from memory followed by using any register as the target of an anithmeticlogical instruc
tion or a loadstore with address modification. Each of thes tion or a load/store with address modification. Each of the
pipeline hazards causes some potential implementation of the pipeline hazards causes some potential impleme
architecture to stall or interlock for one pipe cycle.
There are three approaches to reducing the number of pipeline interlocks incurred in executing a program, distsinguished
by the agent and the time when the code is inspected sed by the agent and the time when the code is inspected: either
special hardware can do it during execution, or a person or specitware can do it before execution. The hardware approach has been used in the Control Data 6600 [Tho64] and the IBM
$360 / 91$ [Tom67] two of the astest maches of dei $36 / 91$ [TTom67], two of the fastest machines of their day While reasonably effective, this approach is very expensive
and can only span relatively short code sequences. Rymarcylk

## Looking Ahead

- Monday: Pointer Analysis
[ALSU 12.4, 12.6-12.7]
- Wednesday: Dynamic Code Optimization
- Friday: No class

Following Monday \& Wednesday: "Recent Research on Optimization"

- Student-led discussions, in groups of 2, with 20 minutes/group
- Read 3 papers on a topic, and lead a discussion in class


[^0]:    15775: Instruction Scheduling

