

#### **Cache Memories**

15-213/14-513/15-513: Introduction to Computer Systems 10<sup>th</sup> Lecture, Summer 2025


## **Today**

- Cache memory organization and operation CSAPP 6.4-6.5
- Performance impact of caches
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality


**CSAPP 6.6.2** 

**CSAPP 6.6.3** 


## **Recall: General Cache Concepts**



## **General Cache Concepts: Hit**





### **General Cache Concepts: Miss**



## Recall: Working Set, Locality, and Caches

- Working Set: The set of data a program is currently "working on"
  - Definition of "currently" depends on context, e.g., in this loop
  - Includes accesses to data and instructions
- Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently
  - Nearby addresses: Spatial Locality
  - Equal addresses: Temporal locality





- Caches take advantage of temporal locality by storing recently used data, and spatial locality by copying data in block-sized transfer units
  - Locality reduces working set sizes
  - Caches are most effective when the working set fits in the cache

# Recall: General Caching Concepts: 3 Types of Cache Misses

#### Cold (compulsory) miss

Cold misses occur because this is the first reference to the block.
 (Misses with infinitely large cache with no placement restrictions)

#### Capacity miss


Occurs when the set of active cache blocks is larger than the cache.
 (Additional misses from finite-sized cache with no placement restrictions)

#### Conflict miss


 Occurs when the cache is large enough, but too many data objects all map (by the placement policy) to the same limited set of blocks (Additional misses due to actual placement policy)

#### **CPU Cache Memories**


- CPU cache memories are small, fast SRAM-based memories managed automatically in hardware
  - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:




## **Cache Organization: Direct-Mapped**




# Index: Where is memory address in cache?



# Memory address is in the cache block if the valid bit (V) is 1 and tag matches.




## Given cache block, offset is which bytes program wants to retrieve.




#### **Example read:**

# Assume 16 bit address, 32 byte block size, 128 cache lines.


Read from address 1010000001100100:




#### Read from address 1010000001100100:



#### Read from address 101000001100111:




## **Cache Organization: Set-Associative**




Why?


# In two-way set associate cache, each cache set can store 2 cache blocks.



(D is dirty bit, more on that in later slides)

## General Cache Organization (S, E, B)






## **Example: Direct Mapped Cache (E = 1)**

**Direct mapped: One line per set** 


Assume: cache block size B=8 bytes



## **Example: Direct Mapped Cache (E = 1)**

**Direct mapped: One line per set** 


Assume: cache block size B=8 bytes



## **Example: Direct Mapped Cache (E = 1)**

**Direct mapped: One line per set** 

Assume: cache block size B=8 bytes



If tag doesn't match (= miss): old line is evicted and replaced

### **Direct-Mapped Cache Simulation**

t=1	s=2	b=1
X	XX	Х

4-bit addresses (address space size M=16 bytes) S=4 sets, E=1 blocks/set, B=2 bytes/block

Address trace (reads, one byte per read):


0	$[0000_2],$	miss	(cold)
1	$[0001_2],$	hit	
7	$[0111_2],$	miss	(cold)
8	$[1000_2],$	miss	(cold)
0	$[0000_2]$	miss	(conflict)

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1	0		
Set 2	0		
Set 3	1	0	M[6-7]

## E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size B=8 bytes




S sets

## E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set


Assume: cache block size B=8 bytes



### E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size B=8 bytes



short int (2 Bytes) is here

#### No match or not valid (= miss):

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

## 2-Way Set Associative Cache Simulation

t=2	s=1	b=1
XX	X	X

4-bit addresses (M=16 bytes)
S=2 sets, E=2 blocks/set, B=2 bytes/block


Address trace (reads, one byte per read):

0	$[00000_2],$	miss	(cold)
1	$[0001_2],$	hit	
7	$[01\underline{1}1_2],$	miss	(cold)
8	$[10\underline{0}0_2],$	miss	(cold)
0	$[0000_{2}]$	hit	

	V	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]
	0		


#### What about writes?

- Multiple copies of data exist:
  - L1, L2, L3, Main Memory
- What to do on a write-hit?
- valid bit dirty bit  $B = 2^b$  bytes
- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
  - Each cache line needs a dirty bit (set if data has been written to)
- What to do on a write-miss?
  - Write-allocate (load into cache, update line in cache)
    - Good if more writes to the location will follow
  - No-write-allocate (writes straight to memory, does not load into cache)
- Typical
  - Write-through + No-write-allocate
  - Write-back + Write-allocate



#### **Practical Write-back Write-allocate**

A write to address X is issued



#### If it is a hit

- Update the contents of block
- Set dirty bit to 1 (bit is sticky and only cleared on eviction)

#### If it is a miss

- Fetch block from memory (per a read miss)
- Then perform the write operations (per a write hit)

#### If a line is evicted and dirty bit is set to 1

- The entire block of 2<sup>b</sup> bytes are written back to memory
- Dirty bit is cleared (set to 0)
- Line is replaced by new contents

#### **Cache Performance Metrics**

#### Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
   = 1 hit rate
- Typical numbers (in percentages):
  - 3-10% for L1
  - can be quite small (e.g., < 1%) for L2, depending on size, etc.</li>

#### Hit Time

- Time to deliver a line in the cache to the processor
  - includes time to determine whether the line is in the cache
- Typical numbers:
  - 4 clock cycle for L1
  - 10 clock cycles for L2

#### Miss Penalty

- Additional time required because of a miss
  - typically 50-200 cycles for main memory (Trend: increasing!)

#### Huge difference between a hit and a miss

Could be 100x, if just L1 and main memory

#### ■ Would you believe 99% hits is twice as good as 97%?

 Consider this simplified example: cache hit time of 1 cycle miss penalty of 100 cycles

Average access time:

97% hits: 1 cycle + 0.03 x 100 cycles = 4 cycles

99% hits: 1 cycle + 0.01 x 100 cycles = 2 cycles

■ This is why "miss rate" is used instead of "hit rate"

### Writing Cache Friendly Code

- Make the common case go fast
  - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
  - Repeated references to variables are good (temporal locality)
  - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories


#### **Quiz Time!**

Canvas Quiz: Day 10 – Cache Memories <a href="https://canvas.cmu.edu/courses/47415/quizzes/14">https://canvas.cmu.edu/courses/47415/quizzes/14</a>
3236

## **Today**

- Cache organization and operation
- Performance impact of caches
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality

### Remember matrix multiplication



```
Out[i, j] =
dot product(A[i, ..], B[..,j])
= sum ( a[i, 0] * b[0, j],
a[i, 1] * b[1, j],
...
a[i, n] * b[n, j] )
```

### **Matrix Multiplication Example**

#### Description:

- Multiply N x N matrices
- Matrix elements are doubles (8 bytes)
- $O(N^3)$  total operations
- N reads per source element
- N values summed per destination
  - but may be able to hold in register


# Miss Rate Analysis for Matrix Multiply

#### Assume:

- Block size = 32B (big enough for four doubles)
- Matrix dimension (N) is very large
  - Approximate 1/N as 0.0
- Cache is not even big enough to hold multiple rows

### Analysis Method:

Look at access pattern of inner loop



# Layout of C Arrays in Memory (review)

C arrays allocated in row-major order

a		a	a		a			a		a
[0]	• • •	[0]	[1]	• • •	[1]	• •	•	[M-1]	• • •	[M-1]
[0]		[N-1]	[0]		[N-1]			[0]		[ท-1]

Stepping through columns in one row:

```
for (i = 0; i < N; i++)
sum += a[0][i]</pre>
```

- if block size (B) > sizeof(a<sub>ii</sub>) bytes, exploit spatial locality
  - miss rate = sizeof(a<sub>ii</sub>) / B


Stepping through rows in one column:

```
for (i = 0; i < M; i++)
sum += a[i][0];</pre>
```

- accesses distant elements: no spatial locality!
  - miss rate = 1 (i.e. 100%)

# Matrix Multiplication (ijk)

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
}
}
</pre>
```



Miss rate for inner loop iterations:

<u>A</u>

<u>B</u>

<u>C</u>

# Matrix Multiplication (ijk)

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}
</pre>
```

```
Inner loop:

(*,j)

(i,*)

A

B

C

↑


Row-wise Column-
wise
```

### Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

# Matrix Multiplication (kij)

```
/* kij */
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}
    matmult/mm.c</pre>
```



Miss rate for inner loop iterations:


<u>A</u>

<u>B</u>

<u>C</u>

# Matrix Multiplication (kij)

```
/* kij */
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}
    matmult/mm.c</pre>
```




### Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 0.0 0.25

# Matrix Multiplication (jki)

```
/* jki */
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
    for (i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
  }
}
    matmult/mm.c</pre>
```



### Miss rate for inner loop iterations:

<u>A</u>


<u>B</u>

<u>C</u>

# Matrix Multiplication (jki)

```
/* jki */
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
    for (i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
  }
}

matmult/mm.c</pre>
```



### Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

### **Summary of Matrix Multiplication**

```
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
  for (k=0; k<n; k++)
    sum += a[i][k] * b[k][j];
  c[i][j] = sum;
}
</pre>
```

```
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
  for (j=0; j<n; j++)
    c[i][j] += r * b[k][j];
}</pre>
```

```
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
    for (i=0; i<n; i++)
      c[i][j] += a[i][k] * r;
  }
}</pre>
```

### ijk (& jik):

- 2 loads, 0 stores
- avg misses/iter = 1.25

### kij (& ikj):


- 2 loads, 1 store
- avg misses/iter = **0.5**

### jki (& kji):

- 2 loads, 1 store
- avg misses/iter = 2.0

### **Core i7 Matrix Multiply Performance**


Cycles per inner loop iteration



# **Today**

- Cache organization and operation
- Performance impact of caches
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality

### **Example: Matrix Multiplication**



# **Cache Miss Analysis**


#### Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</li>

### First iteration:

n/8 + n = 9n/8 misses

Afterwards in cache: (schematic)




# **Cache Miss Analysis**

#### Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</li>

### Second iteration:

Again: n/8 + n = 9n/8 misses




#### Total misses:

 $(9n/8) n^2 = (9/8) n^3$ 

### **Blocked Matrix Multiplication**

```
c = (double *) calloc(sizeof(double), n*n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i+=B)
       for (j = 0; j < n; j+=B)
             for (k = 0; k < n; k+=B)
                /* B x B mini matrix multiplications */
                  for (i1 = i; i1 < i+B; i1++)
                      for (j1 = j; j1 < j+B; j1++)
                          for (k1 = k; k1 < k+B; k1++)
                              c[i1*n+j1] += a[i1*n + k1]*b[k1*n + j1];
                                                         matmult/bmm.c
```



# **Cache Miss Analysis**


#### Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</li>
- Three blocks fit into cache: 3B<sup>2</sup> < C</p>

### **■** First (block) iteration:

- B\*B/8 misses for each block
- $2n/B \times B^2/8 = nB/4$  (omitting matrix c)

Afterwards in cache (schematic)



n/B blocks


# **Cache Miss Analysis**

#### Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</li>
- Three blocks fit into cache: 3B<sup>2</sup> < C

### Second (block) iteration:

- Same as first iteration
- $2n/B \times B^2/8 = nB/4$



#### Total misses:

 $nB/4 * (n/B)^2 = n^3/(4B)$ 

### **Blocking Summary**

- No blocking: (9/8) n³ misses
- Blocking:  $(1/(4B)) n^3$  misses
- Use largest block size B, such that B satisfies 3B<sup>2</sup> < C
  - Fit three blocks in cache! Two input, one output.
- Reason for dramatic difference:
  - Matrix multiplication has inherent temporal locality:
    - Input data:  $3n^2$ , computation  $2n^3$
    - Every array elements used O(n) times!
  - But program has to be written properly

# **Cache Summary**

Cache memories can have significant performance impact

### You can write your programs to exploit this!

- Focus on the inner loops, where bulk of computations and memory accesses occur.
- Try to maximize spatial locality by reading data objects sequentially with stride 1.
- Try to maximize temporal locality by using a data object as often as possible once it's read from memory.


# **Supplemental slides**

# **Recall: Locality**

 Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


### Temporal locality:


 Recently referenced items are likely to be referenced again in the near future




### Spatial locality:

 Items with nearby addresses tend to be referenced close together in time






# Recall: Modern CPU Design





### What it Really Looks Like












# What it Really Looks Like (Cont.)



**Intel Sandy Bridge Processor Die** 


L1: 32KB Instruction + 32KB Data

L2: 256KB

L3: 3-20MB


# Why Index Using Middle Bits?

Direct mapped: One line per set Assume: cache block size 8 bytes



# Illustration of Indexing Approaches


- 64-byte memory
  - 6-bit addresses
- 16 byte, direct-mapped cache
- Block size = 4. (Thus, 4 sets; why?)
- 2 bits tag, 2 bits index, 2 bits offset




0000xx 0001xx 0010xx 0011xx 0100xx 0110xx
0010xx 0011xx 0100xx 0101xx
0011xx 0100xx 0101xx
0100xx 0101xx
0101xx
0110
0111xx
1000xx
1001xx
1010xx
1011xx
1100xx
1101xx
1110xx
1111xx

### Middle Bit Indexing


- Addresses of form TTSSBB
  - **TT** Tag bits
  - Set index bits
  - **BB** Offset bits
- Makes good use of spatial locality






### **High Bit Indexing**


- Addresses of form SSTTBB
  - Set index bits
  - **TT** Tag bits
  - **BB** Offset bits
- Program with high spatial locality would generate lots of conflicts






### **Example: Core i7 L1 Data Cache**

# 32 kB 8-way set associative64 bytes/block47 bit address range






	<b>L</b> _(	in Sal
He	t De	Einary Binary
0	0	0000
1	1	0001
2	0 1 2 3 4 5 6 7 8	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A	10	1010
В	11	1011
С	10 11 12 13	1100
0 1 2 3 4 5 6 7 8 9 A B C D	13	1000 1001 1010 1011 1100 1101
E	14	TTTO
F	15	1111

mal w

#### Address of word:



**Block offset: . bits** 

Set index: . bits

Tag: . bits

**Stack Address:** 

0x00007f7262a1e010

Block offset: 0x??

Set index: 0x??

Tag: 0x??

### **Example: Core i7 L1 Data Cache**


32 kB 8-way set associative64 bytes/block47 bit address range

$$B = 64$$


$$S = 64$$
,  $s = 6$ 


$$E = 8, e = 3$$

$$C = 64 \times 64 \times 8 = 32,768$$



4	L (	111, 31,
He	t De	Binar,
0	0	0000
1	1	0001
2	2	0010
3	3	0011
0 1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A	10	1010
A B C D	11	1011
С	12	1100
D	13	1101
E	14	1110
F	15	1111





**Block offset: 6 bits** 

**Set index: 6 bits** 

Tag: 35 bits



Block offset:  $0 \times 10$ Set index:  $0 \times 0$ 


Tag: 0x7f7262a1e

# Matrix Multiplication (jik)

```
/* jik */
for (j=0; j<n; j++) {
  for (i=0; i<n; i++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum
  }
}

matmult/mm.c</pre>
```

### Inner loop:




### Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

# Matrix Multiplication (ikj)

```
/* ikj */
for (i=0; i<n; i++) {
  for (k=0; k<n; k++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}
matmult/mm.c</pre>
```




### Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

# Matrix Multiplication (kji)

```
/* kji */
for (k=0; k<n; k++) {
  for (j=0; j<n; j++) {
    r = b[k][j];
    for (i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
  }
}
    matmult/mm.c</pre>
```



### Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0