**15-745
Register Allocation
Spilling & Stuff**

Review: Build

```plaintext
v <- 1
w <- v + 3
x <- w + v
u <- v
t <- u + x
<- w
<- t
<- u
```

First compute live ranges:
- use both reach defs and liveness
- live range defined by definition point
- ends when variable dies
- merge overlapping ranges of same var

Construct interference graph:
- each node represents a live range
- edges represent live ranges that overlap
- put in move edges between move operands
**Review: Simplify**

Reduce the graph:
- remove non-move related, easy to color, nodes
- easy to color: degree < k
- place on stack

- k = 4

**Review: Coalesce**

Coalesce moves:
- conservatively combine operands of a move
- Briggs, George heuristics for being conservative

Repeat Simplify
- Detail: If both Simplify and Coalesce get stuck, start simplifying move related nodes

**Transition Slide!**

Build
  Simplify
  Coalesce
  Potential Spill
  Select
  Actual Spill

**What if we can’t simplify?**

Now what?
Be optimistic:
- Put a node with degree ≥ k on stack
- Lose guarantee that anything we put on stack is colorable
- If we’re lucky this node will still be colorable when popped from stack

Be realistic:
- If unlucky, this node will have to be spilled (allocated to memory)
- Mark as potential spill to avoid recomputation later

- k = 3
Select

Pop a node from the stack
Assign it a color that does not conflict with neighbors in interference graph
This will always be possible, unless the node is a potential spill
If it is not possible must spill

Spilling to Memory

RISC Architectures
- Only load and store can access memory
  - every use requires load
  - every def requires store
  - create new temporary for each location

CISC Architectures
- can operate on data in memory directly
  - makes writing compiler easier(?), but isn’t necessarily faster
- pseudo-registers inside memory operands still have to be handled

Spilling

Allocate w to memory location $M_w$
Spilled variables are allocated to the stack in an area completely controlled by the compiler. These memory locations are special in that they can be optimized without concern for memory aliasing issues.

Now Start Over...
...compute live ranges...

Build Take Two

Recalculate interference graph
Simplify->Coalesce->Select

$k = 3$

Spilling

We have to start from scratch every time we spill

- Suggestions?
  - Fewer iterations?
  - Faster iterations?

What to Spill?

When choosing potential spill node want:
- A node that makes graph easier to color
  - Fewer spills later
- A node that isn’t “expensive” to spill
  - First nodes pushed on stack are last to be colored
    ➢ more likely to be spilled
  - An expensive node would slow down the program if spilled
- We can apply heuristics both when choosing potential spill nodes and when choosing actual spill nodes
  - not required to spill node that we popped off stack and can’t color

A Spill Heuristic

Pick node (live range) $n$ that minimizes:

$$\sum_{def \in n} 10^{\text{depth}(def)} \cdot \sum_{use \in n} 10^{\text{depth}(use)} \cdot \frac{\text{degree}(n)}{}$$

This heuristic prefers nodes that:
- Are used infrequently
- Aren’t used inside of loops
- Have a large degree

Could use any of several other heuristics as well...
Reducing Stack Frame Size

- How do you allocate spilled live ranges?
  - every live range gets its own location on the stack frame
  - or we can be smarter...
- What about mov a, b where both a & b have been spilled?
- Use graph-coloring with aggressive coalescing!
- Use liveness info to create an interference graph of the spilled nodes
- Always coalesce
- Simplify/Select
- Colors map to frame locations

Is it worth it?

Rematerialization

An alternative to spilling

- Recompute value of variable instead of store/load to memory
- Example:
  - v <- 1
  - w <- v + 3
  - x <- w + v
  - u <- v
  - t <- u + x
  - w <- v
  - <- t
  - <- u

Talk about projects

Which registers can be used?

- Some registers have special uses.
  - Register 0 or 31 is often hardwired to contain 0.
  - Special registers to hold return address, stack pointer, frame pointer, etc.
  - Reserved registers for operating system.
- Typically, leaves about 20 or so registers for other general uses.

Impact on register allocation:

- Temps should be assigned only to the non-reserved registers (allocable).
- Hard registers are pre-colored in the interference graph.

movl foo.a,%eax
cltd (eax,edx) <- eax
idivl foo.b (eax,edx) <- (eax,edx)/foo.b
movl %eax,$vr0
movl $vr0,%eax
ret
Register Usage Conventions

Certain registers are used for specific purposes defined by the standard calling convention.

- 4-6 argument registers.
  - The first 4-6 arguments to procedures/functions are always passed in these registers.
- ~8 callee-save registers.
  - These registers must be preserved across procedure calls. Thus, if a procedure wants to use a callee-save register, it must first save the old value and then restore it before returning.
- The remainder are caller-save registers.
  - These are not preserved across procedure calls. Thus, a procedure is free to use them without saving first.
  - Includes the argument registers.

How do we support these?

- neat trick for handling callee save
- call instruction

Allocating Callee-Save Registers

Move callee-save reg to temp at start of procedure
Move it back at end of procedure

What happens if there is no register pressure?

What happens if there is a lot of register pressure?

entry: define r

\[ \text{temp } r \backslash \text{ r} \]
\[ \ldots \]

exit: \[ \text{r } \backslash \text{ temp } \]
\[ \text{use } r \]

Allocating to callee-save registers

CALL instruction "defines" all caller-save regs

entry: define \( r_e \)

\[ r_1 \leftarrow r_e \]
\[ r_2 \leftarrow \ldots \]
\[ \ldots \]
\[ \text{call} \]
\[ \ldots \]
\[ \leftarrow x \]

exit: \[ r_e \leftarrow r_1 \]
\[ \text{use } r_e \]

Reducing Register Pressure

Recall: Split pseudo-registers into live ranges to create an interference graph that is easier to color

- Eliminate interference in a variable’s “dead” zones.
- Increase flexibility in allocation: can allocate same variable to different registers
Insight

Split a live range into smaller regions (by paying a small cost) to create an interference graph that is easier to color.

- Eliminate interference in a variable’s “nearly dead” zones.
  - Cost: Memory loads and stores.
  - Load and store at boundaries of regions with no activity.
  - If active live ranges at a program point can be > # registers.

- Can allocate the same variable to different registers.
  - Cost: Register operations.
  - A register copy between regions of different assignments.
  - # active live ranges cannot be > # registers.

Examples

Example 1:
FOR i = 0 TO 10
  FOR j = 0 TO 10000
    A = A + ...
    (does not use B)
  END FOR
END FOR

Example 2:

Live-Range Splitting

When do we apply live range splitting?
Which live range to split?
Where should the live range be split?
How to apply live-range splitting with coloring?

- Advantage of coloring:
  - Defers arbitrary assignment decisions until later.
- When coloring fails to proceed, may not need to split live range.
  - Degree of a node > n does not mean the graph definitely is not colorable.
- Interference graph does not capture positions of a live range.

One Algorithm

Observation: Spilling is absolutely necessary if

- Number of live ranges active at a program point > n not degree in graph

Apply live-range splitting before coloring:

- Identify a point where number of live ranges > n.
- For each live range active around that point:
  - Find the outermost “block construct” that does not access the variable.
- Choose a live range with the largest inactive region.
- Split the inactive region from the live range.
Alternative Allocators

Graph allocator, as described, has issues

• What are they?

Alternative: Single pass graph coloring

• Build, Simplify, Coalesce as before
• In select, if can’t color with register, color with stack location
  – Keep going
• Requires second, reload phase
  – “fixes” spilled variables
  – Requires that we reserve a register
  – Can get messy

Claim: Does a pretty good job

• Why?
  – Key is order nodes are colored...

Advantages? Disadvantages?

Alternative Allocators

Local/Global Allocation

• Allocate “local” pseudo-registers
  – Lifetime contained within basic block
  – No longer NP-Complete!
• Allocate global pseudo-registers
  – Single pass global coloring
• Reload pass to fix spills (allocator does not generate spill code)
• Can also do global then local (Morgan)
• Advantages? Disadvantages?

Summary

Build

Simplify

Coalesce

Potential Spill

Select

Actual Spill

Spilling

Spill Selection

Special Registers

Live Range Splitting

Alternative Algorithms

What’s Next

Project Proposals

Instruction Scheduling

• Compiling for multi-issue processors