

UNIT 8A

Computer Circuitry: Layers of Abstraction

15110 Principles of Computing,
Carnegie Mellon University - CORTINA

1

Boolean Logic & Truth Tables

- Computer circuitry works based on Boolean logic: operations on true (1) and false (0) values.

A	B	$A \wedge B$ (A AND B) (Ruby: A && B)	$A \vee B$ (A OR B) (Ruby: A B)
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

A	$\neg A$ (NOT A) (Ruby: !A)
0	1
1	0


15110 Principles of Computing,
Carnegie Mellon University - CORTINA

2

Gates

- A gate is an electronic device that implements a logical function. (Images from Wikipedia)

- Circuit diagram:



- Abstract Diagram:



15110 Principles of Computing,
Carnegie Mellon University - CORTINA

3


Properties

- Commutative: $a \wedge b = b \wedge a$ $a \vee b = b \vee a$
- Associative: $a \wedge b \wedge c = (a \wedge b) \wedge c = a \wedge (b \wedge c)$
 $a \vee b \vee c = (a \vee b) \vee c = a \vee (b \vee c)$
- Distributive: $a \wedge (b \vee c) = (a \wedge b) \vee (a \wedge c)$
- Identity: $a \wedge 1 = a$ $a \vee 0 = a$
- Idempotence: $a \wedge a = a$ $a \vee a = a$
- Complementation: $a \wedge \neg a = 0$ $a \vee \neg a = 1$
- Double Negation: $\neg \neg a = a$

15110 Principles of Computing,
Carnegie Mellon University - CORTINA

4

Equivalence



$$Q = (A \wedge B) \vee ((B \vee C) \wedge (C \wedge B))$$


A	B	C	Q
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

http://www.allaboutcircuits.com/vol_4/chpt_7/6.html

15110 Principles of Computing,
Carnegie Mellon University - CORTINA


5

Equivalence



$$Q = (A \wedge B) \vee ((B \vee C) \wedge (C \wedge B))$$

A	B	C	Q
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



http://www.allaboutcircuits.com/vol_4/chpt_7/6.html


15110 Principles of Computing,
Carnegie Mellon University - CORTINA

6

More gates

A	B	A nand B	A nor B	A xor B
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	0	0	0

- nand (“not and”): $A \text{ nand } B = \neg(A \wedge B)$



- nor (“not or”): $A \text{ nor } B = \neg(A \vee B)$



- xor (“exclusive or”):
 $A \text{ xor } B = (A \text{ and not } B) \text{ or } (B \text{ and not } A)$



15110 Principles of Computing,
Carnegie Mellon University - CORTINA

7

DeMorgan’s Law

Nand: $\neg(A \wedge B) = \neg A \vee \neg B$

`if !((x > 15) && (x < 110)) then ...`

is logically equivalent to

`if (x <= 15) || (x >= 110) then ...`

Nor: $\neg(A \vee B) = \neg A \wedge \neg B$

`if !((x < 15) || (x > 110)) then ...`

is logically equivalent to

`if (x >= 15) && (x <= 110) then ...`

15110 Principles of Computing,
Carnegie Mellon University - CORTINA

8

A Logical Function Using Gates

3-bit odd parity checker

$$F = (\neg x \wedge \neg y \wedge z) \vee (\neg x \wedge y \wedge \neg z) \vee (x \wedge \neg y \wedge \neg z) \vee (x \wedge y \wedge z)$$

x	y	z	F
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

15110 Principles of Computing,
Carnegie Mellon University - CORTINA

9


A Logical Function Using Gates

3-bit odd parity checker

$$F = (\neg x \wedge \neg y \wedge z) \vee (\neg x \wedge y \wedge \neg z) \vee (x \wedge \neg y \wedge \neg z) \vee (x \wedge y \wedge z)$$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


$$F = x \oplus y \oplus z$$



15110 Principles of Computing,
Carnegie Mellon University - CORTINA


10

A Full Adder



A	B	C_{in}	C_{out}	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

A Full Adder





A	B	C_{in}	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = ((A \oplus B) \wedge C) \vee (A \wedge B)$$


Full Adder (FA)




15110 Principles of Computing,
Carnegie Mellon University - CORTINA

13

Another Full Adder (FA)




<http://students.cs.tamu.edu/wanglei/csce350/handout/lab6.html>



15110 Principles of Computing,
Carnegie Mellon University - CORTINA

14

8-bit Full Adder




15110 Principles of Computing,
Carnegie Mellon University - CORTINA

15

Multiplexer (MUX)

- A multiplexer chooses between a set of inputs.




<http://www.cise.ufl.edu/~mssz/CompOrg/CDAintro.html>

15110 Principles of Computing,
Carnegie Mellon University - CORTINA

16

Arithmetic Logic Unit (ALU)




<http://cs-alb-pc3.massey.ac.nz/notes/59304/14.html>

15110 Principles of Computing,
Carnegie Mellon University - CORTINA

17

Flip Flop

- A flip flop is a sequential circuit that is able to maintain (save) a state.
 - Example: D (Data) Flip-Flop – sets output Q to input D when clock turns on. (Images from Wikipedia)





15110 Principles of Computing,
Carnegie Mellon University - CORTINA

18

Registers

- A register is just a set of edge-triggered flip-flops. Registers are triggered by a clock signal.



15110 Principles of Computing,
Carnegie Mellon University - CORTINA

19


Central Processing Unit (CPU)

- A CPU contains:
 - Arithmetic Logic Unit to perform computation
 - Registers to hold information
 - Instruction register (current instruction being executed)
 - Program counter (to hold location of next instruction in memory)
 - Accumulator (to hold computation result from ALU)
 - Data register(s) (to hold other important data for future use)
 - Control unit to regulate flow of information and operations that are performed at each instruction step

15110 Principles of Computing,
Carnegie Mellon University - CORTINA


20

A sample CPU



<http://cpuville.com/main.htm>

Computer



<http://cse.iitkgp.ac.in/pds/notes/intro.html>

Abstraction

- We can use layers of abstraction to hide details of the computer design.
- We can work in any layer, not needing to know how the lower layers work or how the current layer fits into the larger system.
 - > transistors
 - > gates
 - > circuits (adders, multiplexors, flip-flops)
 - > central processing units (ALU, registers, control)
 - > computer