ACM Home Page
Please provide us with feedback. Feedback  Report a problem  Satisfaction survey
Fast compilation for pipelined reconfigurable fabrics
Full text pdf formatPdf (2.03 MB)
Source International Symposium on Field Programmable Gate Arrays archive
Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays table of contents
Monterey, California, United States
Pages: 195 - 205  
Year of Publication: 1999
ISBN:1-58113-088-0
Authors
Mihai Budiu  Carnegie Mellon University
Seth Copen Goldstein  Carnegie Mellon University
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM Press   New York, NY, USA
Additional Information:

references   citings   index terms   collaborative colleagues   peer to peer  

Tools and Actions: Find similar Articles   Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/296399.296459
What is a DOI?

Warning: The download time has expired please click on the item to try again.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1   J. M. Arnold. The Splash 2 software environment. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 88-93, Napa, CA, April 1993.

2   Peter M. Athanas , Harvey F. Silverman, Processor reconfiguration through instruction-set metamorphosis, Computer, v.26 n.3, p.11-18, March 1993

3   J. Babb, R. Tessier, and A. Agarwal. Virtual wires: Overcoming pin limitations in FPGA-based logic emulators. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 142-151, Napa, CA, April 1993.

4   P. Bellows , B. Hutchings, JHDL - An HDL for Reconfigurable Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.175, April 15-17, 1998

5   Jim Blinn. Fugue for MMX. IEEE Computer Graphics and Applications, pages 88-93, March-April 1997.

6   Timothy J. Callahan , Philip Chong , André DeHon , John Wawrzynek, Fast module mapping and placement for datapaths in FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.123-132, February 22-25, 1998, Monterey, California, United States

7   D. Cherepacha and D. Lewis. A datapath oriented architecture for FPGAs. In Second International ACM/SIGDA Workshop on FieM Programmable GateArrays, 1994.

8   M. Chu , N. Weaver , K. Sulimma , A. DeHon , J. Wawrzynek, Object Oriented Circuit-Generators in Java, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.158, April 15-17, 1998

9   D. C. Cronquist , P. Franklin , S. G. Berg , C. Ebeling, Specifying and Compiling Applications for RaPiD, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.116, April 15-17, 1998

10   Andrew A. Duncan , David C. Hendry , Peter Gray, An Overview of the COBRA-ABS High Level Synthesis System for Multi-FPGA Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.106, April 15-17, 1998

11   Sanjaya Kumar et.al. Timing sensitivity stressmark. Technical Report CDRL A001, Honeywell, Inc., January 1997. http: //www. htc@honeywel 1. com/proj ects/acsbench/

12   Stephan W. Gehring , Stefan H.-M. Ludwig, Fast integrated tools for circuit design with FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.133-139, February 22-25, 1998, Monterey, California, United States

13   Maya Gokhale , Aaron Marks, Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays, Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, p.399-408, September 01, 1995

14   M. Gokhale , D. Gomersall, High level compilation for fine grained FPGAs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.165, April 16-18, 1997

15   Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998

16   S.A. Guccione and M. J. Gonzalez. A data-parallel programming model for reconfigurable architectures. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 79-87, Napa, CA, April 1993.

17   Paul N. Hilfinger. Silage: A language for signal processing, 1985.

18   T. Isshiki and W.W.-M. Dai. Bit-serial pipeline synthesis for multi-FPGA systems with C++. In Proceedings IEEE Symposium on FPGAS for Custom Computing Machines, pages 38-47, April 1996.

19   Charles E. Leiserson and James B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5-35, 1991.

20   Oskar Mencer , Martin Morf , Michael J. Flynn, PAM-Blox: High Performance FPGA Design for Adaptive Computing, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.167, April 15-17, 1998

21   I. Page and W. Luk. Compiling occam into FPGAs. In FP- GAs. International Workshop on FieM Programmable Logic and Applications, pages 271-283, Oxford, UK, September 1991.

22   B. Pottier and J.-L. Llopis. Revisiting Smalltalk-80 blocks: a logic generator for FleAs. In IEEE Symposium on FPGAs for Custom Computing Machines, pages 48-57, April 1996.

23   H. Schmit, Incremental reconfiguration for pipelined applications, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.47, April 16-18, 1997

24   Bruce Schneier. The idea encrypfion algorithm. Dr. Dobb's Journal, 18(13):50, 52, 54, 56, December 1993.

25   Jordan S. Swartz , Vaughn Betz , Jonathan Rose, A fast routability-driven router for FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.140-149, February 22-25, 1998, Monterey, California, United States

26   J. Villasenor, B. Schoner, K. Chia, and C. Zapata. Configurable computing solutions for automatic target recognition. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 70-79, Napa, CA, April 1996.

27   R. Woods , S. Ludwig , J. Heron , D. Trainor , S. Gehring, FPGA synthesis on the XC6200 using IRIS and Trianus/Hades (or from heaven to hell and back again), Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.155, April 16-18, 1997


CITINGS  9

Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000

Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, ACM SIGARCH Computer Architecture News, v.27 n.2, p.28-39, May 1999

Satnam Singh, Interface specification for reconfigurable components, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.102-109, November 10-14, 2002, San Jose, California

Yuan Chou , Pazhani Pillai , Herman Schmit , John Paul Shen, PipeRench implementation of the instruction path coprocessor, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.147-158, December 2000, Monterey, California, United States

Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002

Song Peng , David Fang , John Teifel , Rajit Manohar, Automated synthesis for asynchronous FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA

Francisco Barat , Rudy Lauwereins , Geert Deconinck, Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transactions on Software Engineering, v.28 n.9, p.847-862, September 2002

Reiner Hartenstein, Coarse grain reconfigurable architecture (embedded tutorial), Proceedings of the 2001 conference on Asia South Pacific design automation, p.564-570, January 2001, Yokohama, Japan

R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany


Collaborative Colleagues:
Mihai Budiu:
Ashwin R. Bharambe
Kenneth Birman
Kenneth P. Birman
Srihari Cadambi
Timothy J. Callahan
Tiberiu Chelcea
Seth C. Goldstein
Seth Copen Goldstein
Mark Hayden
David Koes
Ronald Laufer
Yaron Minsky
Mahim Mishra
Matt Moe
Matthew Moe
Oznur Ozkasap
Majd Sakr
Herman Schmit
Suraj Sudhir
R. Reed Taylor
Girish Venkataramani
Kip Walker
Zhen Xiao
Seth Copen Goldstein:
Hassan Aït-Kaci
Burak Aksak
David F. Bacon
Ashwin R. Bharambe
Preethi Srinivas Bhat
Tobias Bjerregaard
Mihai Budiu
Michael Butts
Srihari Cadambi
Timothy Callahan
Jason Campbell
Jason D. Campbell
Tiberiu Chelcea
David E. Culler
William J. Dally
Andrée DeHon
Michael DeRosa
Stanislav Funiak
Phillip B. Gibbons
Carlos Guestrin
Ashish Gupta
Casey Helfrich
James Hoburg
Brian Kirby
David Koes
David Ryan Koes
James Kuffner
Ronald Laufer
Peter Lee
Mahim Mishra
Matt Moe
Matthew Moe
Todd C. Mowry
Suman Nath
Padmanabhan S. Pillai
Andreas Podelski
Ram Ravichandran
Benjamin D. Rister
Majd Sakr
Klaus Erik Schauser
Herman Schmit
Srinivasan Seshan
Metin Sitti
Ellen Spertus
Suraj Sudhir
R. Reed Taylor
Donald E. Thomas
Girish Venkataramani
Kip Walker
Jeffrey Weener
Haifeng Yu
Thorsten von Eicken

Peer to Peer - Readers of this Article have also read: