1 Introduction

In this lecture we discuss the process of instruction selection, which typically turns some form of intermediate code into a pseudo-assembly language in which we assume to have infinitely many registers called “temps”. We next apply register allocation to the result to assign machine registers and stack slots to the temps before emitting the actual assembly code. Additional material regarding instruction selection can be found in the textbook [App98, Chapter 9].

2 A Simple Source Language

We use a very simple source language where a program is just a sequence of assignments terminated by a return statement. The right-hand side of each assignment is a simple arithmetic expression. Later in the course we describe how the input text is parsed and translated into some intermediate form. Here we assume we have arrived at an intermediate representation where expressions are still in the form of trees and we have to generate instructions in pseudo-assembly. We call this form IR Trees (for “Intermediate Representation Trees”).

We describe the possible IR trees in a kind of pseudo-grammar, which should not be read as a description of the concrete syntax, but the recursive structure of the data.
Instruction Selection

Programs $\vec{s} ::= s_1, \ldots, s_n$ sequence of statements

Statements $s ::= t = e$ assignment

$| \quad \text{return } e \quad \text{return, always last}$

Expressions $e ::= c$ integer constant

$| \quad t \quad \text{temp (variable)}$

$| \quad e_1 \oplus e_2 \quad \text{binary operation}$

Binops $\oplus ::= + | - | \ast | / | \ldots$

3 Abstract Assembly Target Code

For our very simple source, we use an equally simple target. Our target language has fixed registers and also arbitrary temps, which it shares with the IR trees.

Programs $\vec{i} ::= i_1, \ldots, i_n$

Instructions $i ::= d \leftarrow s$

$| \quad d \leftarrow s_1 \oplus s_2$

Operands $d, s ::= r \quad \text{register}$

$| \quad c \quad \text{immediate (integer constant)}$

$| \quad t \quad \text{temp (variable)}$

We use $d$ to denote operands of instructions that are destinations of operations and $s$ for sources of operations. There are some restrictions. In particular, immediate operands cannot be destinations. More restrictions arise when memory references are introduced. For example, it may not be possible for more than one operand to be a memory reference.

4 Maximal Munch

The simplest algorithm for instruction selection proceeds top-down, traversing the input tree and recursively converting subtrees to instruction sequences. For this to work properly, we either need to pass down or return a way to refer to the result computed by an instruction sequence. In lecture, it was suggest to pass down a destination for the result of an operation. We therefore have to implement a function

$$\text{cogen}(d, e)$$

a sequence of instructions implementing $e$, putting the result into destination $d$. 

Lecture Notes  
August 29, 2013
If our target language has more specialized instructions we can easily extend this translation by matching against more specialized patterns and matching against them first. For example: if we want to implement multiplication by the constant 2 with a left shift, we would add one or two patterns for that.

\[
\begin{align*}
c & \quad cogen(d, e) \\
t & \quad d \leftarrow t \\
2 \times e & \quad cogen(t, e), d \leftarrow t \ll 1 \\
e \times 2 & \quad cogen(t, e), d \leftarrow t \ll 1 \\
e_1 \oplus e_2 & \quad cogen(t_1, e_1), cogen(t_2, e_2), d \leftarrow t_1 \oplus t_2 (t_1, t_2 \text{ new})
\end{align*}
\]

Since \( \ast \) is a binary operation (that is, \( \oplus \) can be \( \ast \)), the patterns for \( e \) now need to be matched in order to avoid ambiguity and to obtain the intended more efficient implementation. If we always match the deepest pattern first at the root of the expression, this algorithm is called \textit{maximal munch}. This is also a first indication where the built-in pattern matching capabilities of functional programming languages can be useful for implementing compilers.

Now the translation of statements is straightforward. We write \( cogen(s) \) for the sequence of instructions implementing statement \( s \). We assume that there is a special return register \( r_{\text{ret}} \) so that a return instruction is translated to a move into the return register.

\[
\begin{align*}
s & \quad cogen(s) \\
t = e & \quad cogen(t, e) \\
\text{return } e & \quad cogen(r_{\text{ret}}, e)
\end{align*}
\]

Now a sequence of statements constituting a program is just translated by appending the sequences of instructions resulting from their translations. Maximal munch is easy to implement (especially in a language with pattern matching) and gives acceptable results in practice.

\section{Optimal Instruction Selection}

If we have a good cost model for instructions, we can often find better translations if we apply dynamic programming techniques to construct instruction sequences.
of minimal cost, from the bottom of the tree upwards. In fact, one can show that we get “optimal” instruction selection in this way if we start with tree expressions.

On modern architectures it is very difficult to come up with realistic cost models for the time of individual instructions. Moreover, these costs are not additive due to features of modern processors such as pipelining, out-of-order execution, branch predication, hyperthreading, etc. Therefore, optimal instruction selection is more relevant when we optimize code size, because then the size of instructions is not only unambiguous but also additive. Since we do not consider code-size optimizations in this course, we will not further discuss optimal instruction selection.

6 x86-64 Considerations

Assembly code on the x86 or x86-64 architectures is not as simple as the assumptions we have made here, even if we are only trying to compile straight-line code. One difference is that the x86 family of processors has two-address instructions, where one operand will function as a source as well as destination of an instruction, rather than three-address instructions as we have assumed above. Another is that some operations are tied to specific registers, such as integer division, modulus, and some shift operations. We briefly show how to address such idiosyncracies.

To implement a three-address instruction we replace it by a move and a two-address instruction. For example:

<table>
<thead>
<tr>
<th>3-address form</th>
<th>2-address form</th>
<th>x86-64 assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d \leftarrow s_1 + s_2$</td>
<td>$d \leftarrow s_1$</td>
<td>MOV $s_1, d$</td>
</tr>
<tr>
<td>$d \leftarrow d + s_2$</td>
<td>$d \leftarrow d + s_2$</td>
<td>ADD $s_2, d$</td>
</tr>
</tbody>
</table>

Here we use the GNU assembly language conventions where the destination of an operation comes last, rather than the Intel assembly language format where it comes first.

In order to deal with operations tied to particular registers we have to make similar transformations. It is important to keep the live range of these registers short, so they interfere with other registers as little as possible, as explained in Lecture 3 on register allocation. As an example, we consider integer division. On the left is the simple three-address form. In the middle is a reasonable approximation in two-address form. On the right is the actual x86 assembly.

<table>
<thead>
<tr>
<th>3-address form</th>
<th>2-address form (approx.)</th>
<th>x86-64 assembly</th>
</tr>
</thead>
<tbody>
<tr>
<td>$d \leftarrow s_1 / s_2$</td>
<td>$%eax \leftarrow s_1$</td>
<td>MOV $s_1, %eax$</td>
</tr>
<tr>
<td></td>
<td>$%eax \leftarrow %eax / s_2$</td>
<td>CLTD</td>
</tr>
<tr>
<td></td>
<td>$%edx \leftarrow %eax % s_2$</td>
<td>IDIV $s_2$</td>
</tr>
<tr>
<td></td>
<td>$d \leftarrow %eax$</td>
<td>MOV $%eax, d$</td>
</tr>
</tbody>
</table>
Here, CLTD sign-extends %eax into %edx. In the Intel Instruction Set Reference, this instruction is called CDQ. This is one of relatively few places where the Intel and GNU assembler names of instructions differ. The IDIVL $s_2$ instruction divides the 64-bit number represented by [%edx, %eax] by $s_2$, storing the quotient in %eax and the remainder in %edx. Note that the IDIVL instruction will raise a division by zero exception when $s_2$ is 0, or if there is an overflow (if we divide the smallest 32 bit integer in two’s complement representation, $-2^{31}$, by $-1$).

7 Extensions

In general, there will be interdependencies of instruction selection and register allocation. The register allocation depends on which instructions are executed, especially for special instructions on x86-64. Also some of the analysis needed for register allocation may depend on the selected instructions. Conversely, however, optimal instructions may depend on the register assignment. For these and similar reasons, recent advanced compilers, especially those following the so-called SSA intermediate representation combine register allocation and code generation into a joint phase.

Questions

1. How can you implement the data structures for an intermediate representation as defined in this lecture?

2. What are the advantages of working with a 3-address intermediate representation compared to a 2-address representation and vice versa?

3. What is the advantage and disadvantage of using macro expansion for instruction selection, i.e., to associate exactly one instruction sequence to each individual piece of the intermediate language?

4. Why do many CPUs provide such an asymmetric set of instructions? Why do they not just provide us with all useful instructions and no special register requirements?

References