

8/15/08

CURRICULUM VITAE

Edmund M. Clarke

TITLE: FORE Systems University Professor of Computer Science and
Professor of Electrical and Computer Engineering

OFFICE: Carnegie Mellon University
Department of Computer Science
5000 Forbes Avenue
Pittsburgh, PA 15213
412-268-2628

Address: 457 Old Farm Road
Pittsburgh, PA 15228
412-571-0794

Citizenship: USA

Marital Status: Married, three sons

EDUCATION:

Cornell University, Ithaca, NY: Doctor of Philosophy, Computer Science, September 1976;
Master of Science, Computer Science, August 1974.

Duke University, Durham, NC: Master of Arts, Mathematics, August 1968.

University of Virginia, Charlottesville, VA: Bachelor of Arts with High Distinction,
Mathematics, June 1967.

HONORS, AWARDS, FELLOWSHIPS and PATENTS AWARDED:

CADE Herbrand Award for **Distinguished Contributions to Automated Reasoning** in
recognition of his role in the invention of Model Checking and his sustained leadership in the
area for more than two decades, 2008.

ACM Turing Award for role in developing **Model Checking** into a highly effective verification
technology widely adopted in the hardware and software industries, shared with E. Allen
Emerson and Joseph Sifakis, 2007.

8/15/08

National Academy of Engineering for contributions to the formal verification of hardware and software correctness, 2005.

Fellow of the Institute of Electrical and Electronics Engineers (IEEE), 2005.

IEEE Harry H. Goode Memorial Award for significant and pioneering contributions to formal verification of hardware and software systems, and for the profound impact these contributions have had on the electronics industry, 2004.

ACM Paris Kanellakis Theory and Practice Award for the development of symbolic **Model Checking** with Randy Bryant, Allen Emerson and Kenneth McMillan, 1998.

Allen Newell Award for Research Excellence, Carnegie Mellon University, Department of Computer Science, 1999.

Fellow of the Association for Computing Machinery (ACM), 1998.

Semiconductor Research Corporation Technical Excellence Award, 1995.

The Sidney Michaelson Best Paper Award, VLSI'91.

Cornell University: NDEA Fellowship (1 year), IBM Research Fellowship (2 years).

Duke University: Woodrow Wilson Fellowship, Sigma Xi.

University of Virginia: Phi Beta Kappa, Echols Scholar, Intermediate Honors, Phi Eta Sigma, University Scholar, Graduated with High Distinction.

U.S. PATENT

TITLE: METHOD AND SYSTEM TO VERIFY A CIRCUIT DESIGN BY VERIFYING CONSISTENCY BETWEEN TWO DIFFERENT LANGUAGE REPRESENTATIONS OF A CIRCUIT DESIGN, Patent # 7,225,417 B2, Date of patent: May, 29, 2007, Inventors: Edmund M. Clarke, Daniel Kroening, and Karen Yorav.

PH.D. THESIS:

Ph.D. Degree: Cornell University, awarded September 1, 1976.

Thesis Title: Completeness and Incompleteness Theorems for Hoare-like Axiom Systems.

Thesis Advisor: Professor Robert Constable.

ACADEMIC POSITIONS:

8/15/08

Carnegie Mellon University, Pittsburgh, PA: courtesy appointment in the Electrical and Computer Engineering Department, May 1996-present.

Carnegie Mellon University, Pittsburgh, PA: FORE Systems Professor of Computer Science, April 1995-present.

Carnegie Mellon University, Pittsburgh, PA: Professor, School of Computer Science, September 1990-April 1995.

Carnegie Mellon University, Pittsburgh, PA: Associate Professor, School of Computer Science, September 1982-September 1990. Received Tenure in 1986.

Harvard University, Cambridge, MA: Assistant Professor, Division of Applied Sciences, September 1978-August 1982.

Duke University, Durham, NC: Assistant Professor, Computer Science Department, September 1976-August 1978.

Cornell University, Ithaca, NY: Research Assistant and Graduate Student, Computer Science Department, September 1972-August 1976.

Madison College, Harrisonburg, VA: Assistant Professor, Department of Mathematics, September 1968-August 1972.

RESEARCH INTERESTS:

Software and hardware verification

Automatic theorem proving and symbolic computation

Implementation of symbolic algorithms on parallel machines

Hardware description languages

Concurrent and distributed programming languages

Semantics programming languages

Theory of computation

STUDENTS RECEIVING PH.D. DEGREE:

Nishant Sinha, Automated Compositional Analysis for Checking Component Substitutability, December, 2007.

8/15/08

Pankaj kumar Chauhan, Verification of Large Industrial Circuits Using SAT Based Reparameterization and Automated Abstraction-Refinement, May, 2007.

Muralidhar Talupur, Abstraction Techniques for Parameterized Verification, July, 2006.

Anubhav Gupta, Learning Abstractions for Model Checking, June 2006.

Sagar Chaki, A Counterexample Guided Abstraction Refinement Framework for Verifying Concurrent C Programs, May, 2005.

Alex Groce, Error Explanation and Fault Localization with Distance Metrics, March, 2005.

S. Berezin, Model Checking and Theorem Proving: A Unified Framework, April, 2002; Current Position: Postdoc, Stanford University, Stanford, CA.

W. Marrero, BRUTUS: A Model Checker for Security Protocols, June, 2001; Current Position: Assistant Professor, DePaul University, Chicago, IL.

Y. Lu, Automatic Abstraction for Model Checking, May 2000; Current Position: Broadcom, San Jose, CA.

M. Minea, Model Checking with Partial Order Reduction for Real-Time Systems, December 1999; Current Position: Postdoctoral Researcher in the Department of Electrical Engineering and Computer Sciences at the University of California, Berkeley.

V. Hartonas-Garmhausen, Probabilistic Symbolic Model Checking with Engineering Models and Applications, Engineering and Public Policy, Carnegie Mellon University, April, 1998.

S. Jha, Symmetry and Induction in Model Checking, October 1996; Current Position: Assistant Professor, University of Wisconsin, Madison, WI.

S. Campos, A Quantitative Approach to the Formal Verification of Real-Time Systems, September 1996; Current Position: Associate Professor at the Computer Science Department of the Universidade Federal de Minas Gerais, city of Belo Horizonte, Brasil.

X. Zhao, Verification of Arithmetic Circuits, August 1996; Current Position: Intel Corporation, Beaverton, OR.

D.E. Long, Model Checking, Abstraction and Modular Verification, August 1993; Current Position: AT&T Bell Laboratories, Murray Hill, NJ.

J.R. Burch, Trace Algebra for Automatic Verification of Real-Time Concurrent Systems, August 1992; First Position: Post-Doctoral Research, Department of Computer Science, Stanford University; Current Position: Cadence Berkeley Laboratories.

8/15/08

K.L. McMillan, Symbolic Model Checking, May 1992; First Position: AT&T Bell Laboratories, Murray Hill, NJ. (McMillan's thesis was a co-winner of the 1992 ACM Doctoral Dissertation Award); Current Position: Cadence Berkeley Laboratories.

M.C. Browne, Automatic Verification of Sequential Circuits, Carnegie Mellon University, January 1989; First Position: Project Scientist on Warp and Nectar projects, Carnegie Mellon University; Current Position: Sun Computer Corporation, CA.

D.L. Dill, Automatic Verification of Asynchronous Circuits using Automata, Carnegie Mellon University, August 1987; Current Position: Tenured Full Professor, Stanford University. (Dill's thesis tied for second place in the ACM Dissertation Award Contest and published as an ACM Distinguished Dissertation).

B. Mishra, Graph Theoretic Algorithms and the Design of VLSI Systems, Carnegie Mellon University, September 1985; Current Position: Tenured Full Professor, Courant Institute of Mathematical Sciences, New York University.

A.P. Sistla, Theoretical Issues in the Design and Verification of Distributed Systems, Harvard University, July 1983; First position: Tenured Full Professor, University of Massachusetts, Amherst; Current Position: Tenured Associate Professor, University of Illinois at Chicago.

C.N. Nikolaou, Reliability Issues in Distributed Systems, Harvard University, June 1982; First Position: Manager, Multi-systems Resource Management group, IBM T.J. Watson Research Center, Yorktown Heights, New York; Current Position: University of Crete, Greece.

E.A. Emerson, Branching Time Temporal Logic and the Design of Correct Concurrent Programs, Harvard University, August 1981; Current Position: Tenured Full Professor, University of Texas, Austin.

STUDENTS RECEIVING M.S. DEGREE:

Anneliese K. von Mayrhauser, Proving Parallel Programs Correct, Duke University, July 1978. Currently Assistant vice President for Research Colorado State University.

Bruce W. Ballard, Systematic Removal of Recursion for a Class of Lisp-like Recursion Schemes, Duke University, May 1977.

PH.D.THESIS COMMITTEES:

Shuvendu Lahiri, Advisor: Randy Bryant, Computer Science Department, Carnegie Mellon University, 2004.

Sanjit Seshia, Advisor: Randy Bryant, Computer Science Department, Carnegie Mellon University, 2005.

8/15/08

A.L. Turk, Advisor: Gary J. Powers, Chemical Engineering Department, Carnegie Mellon University.

M. Velev, Advisor: Randy Bryant, Computer Science Department, Carnegie Mellon University.

A. Chutinan, Advisor: Bruce Krogh, Electrical and Computer Engineering Department, Carnegie Mellon University.

Y.-A. Chen, Advisor: Randy Bryant, Computer Science Department, Carnegie Mellon University.

K. Stirewalt, Advisor: Gregory Abowd, Department of Computer Science, Georgia Institute of Technology.

A. Jain, Advisor: Randy Bryant, Electrical and Computer Engineering Department, Carnegie Mellon University.

J. Dingel, Advisor: Steve Brookes, Computer Science Department, Carnegie Mellon University.

S. Older, Advisor: Steve Brookes, Computer Science Department, Carnegie Mellon University.

M. Kaltenbach, Advisor: J. Mishra, Computer Science Department, University of Texas, Austin, 1996.

S. Probst, Advisor: Gary Powers, Chemical Engineering, Carnegie Mellon University.

A. Gupta, Advisor: Allan Fisher, Computer Science Department, Carnegie Mellon University.

D. Beatty, Advisor: Randy Bryant, Computer Science Department, Carnegie Mellon University.

I. Moon, Automatic Verification of Discrete Chemical Process Control Systems, August 1992; Advisor: Gary Powers, Chemical Engineering, Carnegie Mellon University.

O. Coudert, SIAM: A Toolbox for the Formal Proof of Sequential Systems, L'Ecole National Supérieure Des Telecommunications, Paris, France, October 1991.

M. Petkovsek, Finding Closed-Form Solutions of Difference Equations by Symbolic Methods, September 1990; Advisor: Dana Scott, Computer Science Department, Carnegie Mellon University.

CURRENT PH.D GRADUATE STUDENTS

Himanshu Jain
Sumit Jha
William Klieber

8/15/08

Hitashyam Maka (Joint with Bruce Krogh)

CURRENT POST-DOCTORAL STUDENTS AND VISITORS

Axel Legay – January, 2008 to January, 2009

Silke Wagner – January, 2008 to January, 2009

Kwang Kuen Yi – January, 2008 to April, 2008

Lei Bu – September, 2007 to August 2008

Alexandre Donze – October, 2007 to August, 2008

Azadeh Farzan – January, 2007 to August, 2008

James Kapinski – 2007 to 200

FORMER GRADUATE STUDENTS, POST DOCS, AND VISITING SCIENTISTS

Post - Docs

Constantinos Bartzis 2004-2007

Tamir Heyman 2005-2007

Haifeng Zhu 2005-2006

Alaexandar Nanevski 2005

Prasanna Thati 2005

Daniel Milam 2005

Ansgar Fehnker 2003-2004

Micheal Theobald 2001-2004

Joel Ouaknine 2002-2004

Tayssir Touili 2003-2004

Daniel Kroening 2001-2004

Karen Yorav 2002-2003

Ofer Strichman 2001-2003

K. Schmidt 2000-2001

Helmut Veith 1999-2000

Armin Biere 1997-1998

W. Heinle 1997-1998

S. Shankar 1997-1998

Y. Zhu 1997-1998

D. Deharbe 1995-1997

Visitors

I. Feinerer 2007

B. Wang

A. Platzer 2007

Y. Chen 2007

W. Windsteiger 2005-2006

Y. Tsay

X. Li

8/15/08

F. Tiplea
M. Oliveira 2001-2002
F. Wang 2001
G.H. Kwon 1999-2000, 2007
P. Williams 1999-2000
S. Shanker 1997
S. Krischner 1993
T. Filkorn 1992
H. Hiraishi 1988, 1994
H. Hamaguchi 1993
P. Granger 1992
H. Schlingloff 1991
J. P. Vidal 1990
O. Grumberg 1985-1987, Summers 1988-2007
T. Yoneda 1990
S. Kimura 1989
T. Tang 1986
Y. Q. Sun 1986
Y. Feng 1985

COURSES TAUGHT AT CMU, HARVARD, AND DUKE:

Special Topics in Software Systems: Practical Design Decisions, spring 2007.

Bug Catching: Automated Program Verification and Testing, CMU, fall 2007.

Fast SAT Solvers and Practical Decision Procedures, CMU, spring 2006.

Bug Catching: Automated Program Verification and Testing, CMU, fall 2006.

Specification, Verification and Model Checking, CMU, spring 2005.

Compiler Design, CMU, fall 2005.

Formal Languages and Automata: CMU, Spring 2002.

Bug-Catching: Automated Program Verification and Testing: CMU, fall 2001.

Mathematical Foundations of Computer Science: CMU, fall 1999, spring 2001.

Program Analysis and Abstract Interpretation: CMU, fall 2000.

Verification of Concurrent, Real-time, and Reactive Systems: CMU, six times, most recently, spring 2000.

8/15/08

Formal Languages, Automata, and Computability Theory (Elementary FLAC): CMU, fall 1997.

Advanced Programming in Mathematica (for Students in the Sciences and Engineering): CMU, spring 1997.

Theory of Algorithms: CMU, three times, most recently during the spring of 1995.

Formal Languages and Automata Theory: three times, most recently at CMU during the fall of 1991.

Comparative Programming Languages: Duke, spring 1977; Harvard, fall 1978; CMU fall 1986, spring 1988, spring 1989.

Hardware Verification (with Randy Bryant, Allan Fisher, and Carl Seger): CMU, fall 1989.

Term Rewriting Systems (with J. Wing): CMU, spring 1989.

Topics in Automatic Theorem Proving: CMU, fall 1988.

Theory of Logic Programming: CMU, spring 1987.

Fundamental Structures of Programming: CMU, fall 1984-1985.

Programming Language Issues in VLSI Design: CMU, spring 1985.

Compiler Design: seven times, most recently at CMU during the spring of 1984.

Logics of Programs and Program Verification: Harvard, spring 1980-82; CMU, spring 1984.

Programming Language Semantics: Duke, fall 1976; Harvard, spring 1979.

Elementary Programming: Duke, spring 1977-1978.

Software Engineering: Duke, fall 1977.

EDITORIAL BOARDS, PANELS AND COMMITTEES:

Former Editor-In-Chief:

FORMAL METHODS IN SYSTEM DESIGN, Kluwer Academic Publishers.

Editorial Boards:

IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, published by IEEE Computer Society.

8/15/08

MICROELECTRONICS JOURNAL, published by Elsevier.

JOURNAL OF SOFTWARE (CHINESE), published by Science Press.

DISTRIBUTED COMPUTING, published by Springer Verlag, 1986-2000.

LOGIC AND COMPUTATION, published by Oxford University Press, 1990-93.

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS (TODAES), published by the ACM, 1996-99.

Advisory Board:

SOFTWARE TOOLS AND TECHNOLOGY TRANSFER, published by Springer Verlag.

Panels and Committees:

Accellera (unification of **Open Verilog International** and **VHDL International**) committee to design a specification language for verification and simulation, 1998-2000.

Workshop Organizer: Software Model Checking, Carnegie Mellon University, Pittsburgh, Pennsylvania, March 24, 2003.

External Review Committee, Computer Science Department of Indiana University. Bloomington, Indiana, October 20-22, 2002.

Program Committee, Correct Hardware Design and Verification Methods (CHARME), Livingston, Scotland, UK, September 2001.

Steering Committee (Program Committee), CAV'01, Conference on Computer-Aided Verification, Paris, France, July 18-22, 2001.

NSF Review Panel for Science and Technology Centers, Arlington, Virginia, Nov 16-17, 2000.

Program Committee, FMCAD '00, Third International Conference on Formal Methods in Computer Aided Design, Austin, Texas, November , 2000.

Scientific Advisory Board, ISIS '00, Information Systems for Industrial Control and Supervision, Linköping, Sweden, 1998-present.

Program Committee, FM'99, The World Congress on Formal Methods in Computing Systems Development, Toulouse, France, October, 1999.

Steering Committee (Program Committee), CAV'99, Conference on Computer-Aided Verification, Trento, Italy, July 7-10, 1999.

8/15/08

Steering Committee, ARTS'99, 5th International AMAST Workshop on Real-Time and Probabilistic Systems, Bomberg, Germany, May 26-28, 1999.

Steering Committee, (FloC '99) The 1999 Federated Logic Conference, Formal Methods and Security Protocol, Trento, Italy, July 5, 1999.

Program Committee, CONCUR'98, Nice, France, September 8-11, 1998.

Program Committee, CSD'98, International Conference on Applications of Concurrency to System Design, Fukushima, Japan, March 23-26, 1998.

Program Committee, CHARME '97, IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, Montreal, Quebec, Canada, October 16-18, 1997.

Program Committee, 9th International Conference on Computer Aided Verification, Haifa, Israel, June 1997.

Program Committee, CHDL '97: The IFIP Conference on Hardware Description Languages and their Applications.

ACM Workshop on Strategic Directions in Computing Research, Co-Chair (with J. Wing) of Formal Methods Working Group, June 14-15, 1996.

Program Chairman, 11th Annual IEEE Symposium on Logic in Computer Science, New Brunswick, NJ, July, 1996.

Program Committee, FMCAD '96: International Conference on Formal Methods in Computer-Aided Design, Palo Alto, CA, November 1996.

Steering Committee, DIMACS Year of Logic, 1996.

Program Committee, Computer-Aided Verification, CAV'95, 1995.

Program Committee, CHDL'95: The IFIP Conference on Hardware Description Languages and their Applications.

Program Committee, Reed-Muller'95: IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, 1995.

NSF/NIST Workshop on Integrated Policy Making, George Mason University, Fairfax, VA, December, 13-15, 1995.

8/15/08

Program Committee, CHARME'95, IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, 1995.

Program Committee, Logic in Computer Science, 1995.

Program Committee, ICALP, 1995.

Steering Committee, Logic in Computer Science, 1994-present.

Program Committee, Logic in Computer Science, 1994.

Program Committee, ICALP, 1994.

Program Committee, First International Conference on Temporal Logic, 1994.

Program Committee: 1993 Conference on Computer-Aided Verification (CAV), Heraklion, Crete, Greece, June 28 - July 1, 1993.

NSF Panel on Young Investigator Awards, Washington, DC, April 14-16, 1993.

NSF Panel on Institutional Infrastructure Program, November 30 - December 1, 1993.

Program Committee, CHDL '93: The IFIP Conference on Hardware Description Languages and their Applications, IMEC, Leuven, Belgium, October 9, 1992.

Organizing Committee: 1992 Conference on Logic in Computer Science (LICS), Toronto, Canada, June 1992.

Program Committee, International Conference on Theorem Provers in Circuit Design, Nijmegen, The Netherlands, June 22-24, 1992.

Program Committee, 1992 Conference on Automated Deduction (CADE11), Saratoga Springs, NY, June 15-18, 1992.

Program Committee, Workshop on Computer-Aided Verification (CAV'91), Aalborg University, Denmark, July 1-4, 1991.

Program Committee, 1991 International Symposium on Computer Hardware Description Languages (CHDL 91), Marseille, France, April 22-24, 1991.

NSF Panel on Institutional Infrastructure Small Scale Proposals in Computer and Information Science and Engineering, Washington, DC, September 17, 1990.

8/15/08

Program Committee, Workshop on Computer-Aided Verification (CAV'90), New Brunswick, NJ, June 1990.

Program Committee, 1990 Conference on Logic in Computer Science (LICS), University of Pennsylvania, Philadelphia, PA, June 1990.

Panel on Joint NSF/DARPA Initiative in Formal Methods, Washington, D.C., May 3, 1990.

NSF panel on Research Initiation Awards in Software Systems, March and April, 1990.

Steering Committee (with Robert Kurshan, Joseph Sifakis and Amir Pnueli), Conference on Computer-Aided Verification, 1990-present.

Program Committee, IFIP international Workshop on Applied Formal Methods for Correct VLSI Design, Leuven, Belgium, November 13-16, 1989.

Program Committee, 1989 ACM Symposium on Principles of Distributed Computing, Edmonton, Canada, August 14-16, 1989.

Program Committee, 1989 International Symposium on Computer Hardware Description Languages, Washington, DC, June 19-21, 1989.

Organizer (with Joseph Sifakis and Amir Pnueli), Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, France, June 12-14, 1989.

Program Committee, 1989 International Conference on Computing and Information, Toronto, Canada, May 1989.

Program Committee and Session Chairman, 1989 IEEE Computer Society Workshop on VLSI, Clearwater Beach, FL, February 19-22, 1989.

Program Committee, Interdisciplinary Conference on Axiomatic Systems, Columbus, OH, December 15-18, 1988.

Midterm site visit committee to University Indiana for NSF CER program, September 1988.

Program Committee of Fourteenth Annual ACM Symposium on Principles of Programming Languages.

Program Committee of 8th International Conference on Computer Hardware Description Languages.

Member of IFIP WG 10.5 on Computer Hardware Description Languages.

Initial site visit committee to Indiana University for NSF CER program, October 1985.

8/15/08

Program Committee for Logics of Programs, 1985.

NASA Formal Verification/Design Proof Peer Review for the SIFT Flight Control System, Georgia Institute of Technology, Atlanta, GA, July 7-8, 1983.

Organizer (with Dexter Kozen) of Logics of Programs 1983, Pittsburgh, PA, June 1983.

Program Committee and Session Chairman for 11th Annual ACM Symposium on Principles of Programming Languages.

Program Committee and Session Chairman for 3rd Annual ACM Symposium on Principles of Distributed Systems.

Program Committee and Session Chairman 22nd IEEE Symposium on Foundations of Computer Science, October 28-30, 1981.

Local arrangements (with Steve Schuman of Massachusetts Computer Associates) for meeting of International Federation for Information Processing Working Group 2.4 on System Implementation Languages, Harvard Faculty Club, December 4-6, 1980.

PROFESSIONAL ORGANIZATIONS:

IFIP WG 10.5 on Hardware Description Languages, ACM, IEEE, European Association for Theoretical Computer Science.

REFEREE:

NSF grants and many technical journals including JACM, CACM, ACM TOPLAS, IEEE-TSE, Acta Informatica, SIAM Journal of Computing, Theoretical Computer Science, Information Processing Letters.

CONSULTING POSITIONS:

NEC Princeton Labs, Princeton, NJ.

Synopsys, Inc. Beaverton, OR, 2000- 2002.

BOPS (Billions of Operations Per Second, Inc.), Technical Advisory Board, Mt. View, CA, 2000-2001.

Verysys Design Automation, Chief Scientist for Model Checking, Inc., Fremont, CA, 1999.

Intel Design Development Systems, Intel Corporation, Hillsboro, OR, March 20-24, 1995.

8/15/08

Cadence Corporation, San Jose, CA, June 10, 1994.

Intel Supercomputing Systems Division, Intel Corporation, Beaverton, OR, May 17-20, 1993.

Intel Design Development Division, Intel Corporation, Haifa, Israel, May 11, 1992.

Fujitsu America, Inc., San Jose, CA, January 1, 1991-Present.

Encore Computer Corporation, 257 Cedar Hill Street, October 18, 1990, Verification of Cache Coherency Protocol for Gigamax Multiprocessor.

AT&T Bell Laboratories, Murray Hill, NJ, June 2-6, 1986. I worked with R. P. Kurshan on techniques for automatically verifying finite state concurrent systems.

Massachusetts Computer Associates, Inc., 26 Princess Street, Wakefield, MA, Summers 1980 and 1981. I worked with Steve Schuman on distributed implementations of the multitasking features in ADA.

Bolt, Beranek and Newman, Cambridge, MA, Consultant on Defense Communications Agency Contract DCA100-78-C-0028, Summer 1979. My work was concerned with the evaluation of the multiprocessing features in the ADA programming language and resulted in the production (with Arthur Evans, Robert Morgan and Eric Roberts) of a technical report entitled "The Impact of Multiprocessor Technology on High-Level Language Design".

LECTURES AT PROFESSIONAL MEETINGS AND OTHER UNIVERSITIES:

Major Invited Lectures:

Lugano Summer School, Lugano, Switzerland, July, 2007.

Seoul National University, Korean lecture series; Samsung Inc., Electronics and Telecommunications Research Institute, Kyonggi University, June, 2007.

iCAST - International Collaboration for Advanced Security Technology Conference, Taipei, Taiwan, May, 2007.

Triangle Distinguished Lecture, UNC, Chapel Hill, Raleigh-Durham, NC, Jan, 2007.

General Motors Research Workshop, Bangalore, India, Jan, 2007.

Japanese Society for the Promotion of Science (JSPS) – Tsukuba University, , University of Tokyo, Kyoto Sangyo University, Osaka University, AIST-CVS, Japan, October, 2006.

VMCAI Conference, Charleston, SC, Oct, 2006.

8/15/08

Isaac Newton Institute, Constraints and Verification Workshop, Cambridge, UK, May, 2006.

UIUC Distinguished Lecture Series, University of Illinois at Urbana-Champaign, IL, April, 2006.

Distinguished Lecture Series, Stony Brook University, New York, Nov, 2005.

Leadership in Research and Education Conference, Department of Computer Science, 40th Anniversary celebration, Cornell University, Ithaca, NY, October, 2005.

International School for Computer Science Researchers, Lipari, Italy, July 2005.

NATO-VISSAS Advanced Research Workshop, Romania, March, 2005.

Verification Grand Challenge Workshop, Menlo Park, CA, Feb, 2005.

IBM Verification Seminar, Haifa, Israel, Nov-2004.

SAT-based Counterexample Guided Abstraction Refinement in Model Checking, CADE-19 Miami, Florida, July 28-August 2, 2003.

TIME-ICTL Conference, Cairns, Australia July 8-10, 2003.

Formal Techniques for Networked and Distributed Systems (FORTE 2002), Rice University, Houston , Texas, November 11-14, 2002.

Eighth International Conference on Principles and practice of Constraint Programming (CP2002). Cornell University, Ithaca, New York, September 8-13, 2002.

SAT-based Counterexample Guided Abstraction Refinement in Temporal Logic Model Checking, Symposium on Theory and Applications of Satisfiability Testing (SAT 2002), Cincinnati, Ohio, May 6-9 2002.

SAT-based Counterexample Guided Abstraction Refinement, European Joint Conference on Theory and Practice of Software (ETAPS-SPIN 2002), Grenoble, France, April 9-13 2002.

Grand Challenge: Model Checking Software Vienna University of Technology, Computer Science Department, Institute of Information Systems, Vienna, Austria, April 8 2002.

City University Graduate Center in New York, NY, March 13-15, 2002.

Grand Challenge: Model Checking Software, University of Illinois at Chicago, Chicago, Illinois, March 2-7 2002.

Model Checking Without BDDs, Intel Formal Verification Symposium, Haifa, Israel, July 24, 2001.

8/15/08

State of the Art in Model Checking, Invited Lecturer, Design for Safety 2000 Workshop, Moffett Training & Conference Center, NASA Ames Research Center, October 11, 2000.

Progress on the State Explosion Problem in Model Checking, Invited Speaker, Informatics - 10 Years Back, 10 Years Ahead, Dagstuhl Tenth Anniversary Celebration, International Conference and Research Center for Computer Science, Schloss Dagstuhl, August 27-31 2000.

Symbolic Model Checking with and without BDDs, Distinguished Lecture, University of California at Santa Barbara, May 8, 2000.

Symbolic Model Checking with and without BDDs, Distinguished Lecture, Michigan State University, April 19-20, 2000.

Symbolic Model Checking without BDDs, Invited Lecture, Mathematical Foundations of Programming Semantics (MFPS XVI), Stevens Institute of Technology, April 13-16, 2000.

Counterexample Driven Abstraction Refinement, Invited Speaker, Model Checking and Program Analysis, Schloss Ringberg, Germany, February 20-23, 2000.

Model Checking, J. Barkley Rosser Memorial Lecturer, University of Wisconsin, Madison, Wisconsin, April 21, 1999.

Model Checking, Invited Speaker, 18th Conference of the Brazilian Computer Science Society, Belo Horizonte, Brazil, August 3-7, 1998.

Model Checking, Invited Speaker, WOLLIC, 5th Workshop on Logic, Language, Information, and Computation, Sao Paulo, Brazil, July 28-31, 1998.

Model Checking: A Historical Perspective, TABLEAUX'98, International Conference on Analytic Tableaux and Related Methods, Oisterwijk, The Netherlands, May 5-8, 1998.

Model Checking Perspective, 21st Century Engineering Consortium, Melbourne, FL, March 17-19, 1998.

Model Checking Distinguished Lecture, University of Virginia, Charlottesville, VA, January 26, 1998.

Model Checking, FST&TCS'97, foundations of Software Technology and Theoretical Computer Science, Kharagpur, India, December 18-20, 1998.

Security Protocol Verification, Distinguished Lecture, University of Houston, Houston, TX, November 18, 1997.

Model Checking, Distinguished Lecture, Rice University, Houston, TX, November 17, 1997.

8/15/08

Temporal Logic Model Checking, ILPS'97, International Logic Programming Symposium, Port Jefferson, L.I., NY, October 12-17, 1997.

Using Compositionality for Efficient Model Checking, COMPOS'97, International Symposium on Compositionality, Malente, Germany, September 7-12, 1997.

Model Checking: Past, Present, and Future, The Intel DSTC Symposium on Formal Verification of VLSI Designs, Haifa, Israel, June 26, 1997.

Model Checking, Keynote address, The Eighth Israeli Conference on Computer Systems and Software Engineering, Herzliya, June 18, 1997.

Tutorial, ASP-DAC'97, Asian Pacific Design Automation Conference, Chiba, Japan, January 1997.

Dealing with Complexity in Temporal Logic Model Checking, CAD Techniques for Design Correctness (Specification, Modeling and Verification), Intel Corporation, Hillsboro, OR, December 1996.

Tutorial on Model-Checking, BRICS Autumn School on Verification, Aarhus, Denmark, October 28-November 1, 1996.

The 21st International Symposium on Mathematical Foundations of Computer Science, Krakow, Poland, September 2-6, 1996.

INFOSEC Research and Technology Transfer Conference, Maritime Institute of Technology and Graduate Studies, Baltimore, MD, August 6-8, 1996.

Oxford Workshop on Automated Formal Methods, Oxford University, Oxford, England, June 19-21, 1996.

DIMACS Workshop on Controllers for Manufacturing and Automation: Specification, Synthesis, and Verification Issues, Rutgers University, NJ, May 13-15, 1996.

Workshop on Automated Deduction, Chicago, IL, April 20-21, 1996.

DIMACS Workshop on Computational and Complexity Issues in Automated Verification, Rutgers University, NJ, March 25-28, 1996.

Distinguished Lecture, DIMACS Special Year on Logic and Algorithms, Rutgers University, NJ, March 22, 1996.

Distinguished Lecture, The University of Texas at Austin, Austin, TX, February 19-21, 1996.

8/15/08

Tutorial on Symbolic Model Checking, The Eighth International Conference on Formal Description Techniques for Distributed Systems and Communications Protocols, FORTE '95, Montreal, Quebec, Canada, October 17-20, 1995.

EURO-DAC/EURO-VHDL, Brighton, Great Britain, September 18-22, 1995.

Intel Design and Test Technology Conference, San Diego, CA, September 14, 1995.

INFOSEC Research and Technology Transfer Conference, Maritime Institute of Technology and Graduate Studies, Baltimore, MD, August 9, 1995.

Model-Checking and the Verification of Concurrent Programs, Eighth International Software Quality Week Conference, San Francisco, CA, May 30-June 2, 1995.

The Eleventh Conference on the Mathematical Foundations of Programming Semantics, New Orleans, LA, March 29-April 1, 1995.

Tutorial on Formal Hardware Verification, Intel Design Development Division, Intel Corporation, Hillsboro, Or, March 21-22, 1995.

Lecturer, NATO International Summer School, Marktoberdorf, Germany, July 26- August 7, 1994.

Logic in Computer Science, Paris, France, July 3-7, 1994.

The International Conference on Application and Theory of Petri Nets, Zaragoza, Spain, June 20-24, 1994.

The 1994 VLSI Workshop, San Diego, CA, April 27-30, 1994.

Canadian Conference on Very Large Scale Integration, Banff, Alberta, Canada, November 14-16, 1993.

Software Institute, Academica Sinica, Beijing, People's Republic of China, October 22, 1993.

REX '93: A Decade of Concurrency Reflections and Perspectives, Noordwijkerhout, The Netherlands, June 1-4, 1993.

The Johns Hopkins University, Spring 1993 IBM Distinguished Lecturer Series, April 2, 1993.

CHDL '93: The IFIP Conference on Hardware Description Languages and their Applications, Ottawa, Canada, April 26-28, 1993.

Bellcore Corporation General Research Colloquium, Bellcore Corporation, Morristown, NJ, March 19, 1993.

8/15/08

The 1993 VLSI Workshop, Asilomar Conference Center, Asilomar, CA, February 9-11, 1993.

Workshop on Computer-Aided Verification of Digital Circuits, sponsored by Semiconductor Systems Design Technology and Corporate Software Research and Development, Motorola, Inc., Austin, TX, October, 30, 1992.

INRS/BNR Seminar on Formal Methods Applied to Telecommunication Software, University du Quebec, Montreal, Canada, November 16, 1992.

1992 Jumelage Meeting, Cornell University, Ithaca, NY, October 15-17, 1992.

Advanced Course on Formal Verification Techniques in VLSI Design, Scuola Superiore G. Reissk Romoli, L'Aquila, Italy, July 6-10, 1992.

A Practical Introduction to Formal Hardware Verification, Tutorial at 29th ACM/IEEE Design Automation Conference and Exposition, Anaheim, CA, June 8-12, 1992.

Tutorial and Research Review on Formal Methods in Software Engineering (Concurrent and Real-Time Systems), Naval Postgraduate Center, Monterey, CA, May 20-22, 1992.

Karuizawa Workshop on Circuits and Systems, Karuizawa, Japan, April 21, 1992.

Royal Society of London, Discussion Meeting on Mechanized Reasoning and Hardware Design, London, England, October 3-4, 1991.

SRC/MCC Workshop on Formal Verification of Hardware, Austin, TX, May 22-23, 1991.

Distinguished Lecture, SUNY Stony Brook, Stony Brook, NY, March 18, 1991.

Engineering Training and Education Seminar on Hardware Verification, Digital Equipment Corporation, Hudson, MA, November 8, 1990.

International Federation for Information Processing Working Group 2.3 Meeting, Santa Catalina Island, CA, December 10-14, 1990.

Keynote Speaker, Workshop on Computer-Aided Verification (CAV'90), New Brunswick, NJ, June 1990.

International Federation for Information Processing Working Group 2.2 Meeting, Palo Alto, CA, August 21-25, 1989.

Theory Institute on Automated Reasoning, Argonne National Laboratory, Chicago, IL, August 1-10, 1990.

8/15/08

Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, France, June 12-14, 1989.

AAAI Spring Symposium - Representation and Compilation in High Performance Theorem Proving, Stanford University, Stanford, CA, March 28-30, 1989.

1989 IEEE VLSI Workshop, Clearwater, FL, February 16-19, 1989.

University of Maryland, Department of Computer Science, Fall '88 Colloquium Speaker, October 1988.

International Federation for Information Processing Working Group 2.3 Meeting, Pittsburgh, PA, August 15-19, 1989.

REX School/Workshop on Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency, Noordwijkerhout, The Netherlands, May 30-June 3, 1988.

Shanghai Jiao Tong University, Shanghai, People's Republic of China, Series of three lectures on automatic verification of finite state concurrent systems, October 1987.

University of Science and Technology of China, Hefei, People's Republic of China, Series of three lectures on automatic verification of finite state concurrent systems, October 1987.

Institute of Mathematics, Academia Sinica, Beijing, People's Republic of China, Series of three lectures on automatic verification of finite state concurrent systems, October 1987.

Northwestern University, Xian, People's Republic of China, Series of three lectures on automatic verification of finite state concurrent systems, October 1987.

26th Annual Lake Arrowhead Conference, How Will We Specify Concurrent Systems in the Year 2000?, September 16-18, 1987.

Joint US-Japan Workshop on Logic of Programs, sponsored by NSF (US) and JSPS (Japan), Honolulu, HI, May 18-21, 1987.

Colloquium on Temporal Logic and Specification, University of Manchester, England, April 8-10, 1987.

Tutorial on Hardware Verification, University of Manchester, England, April 7, 1987.

Workshop on Formal Aspects of VLSI Design, University of Edinburgh, Scotland, July 1-5, 1985.

Summer meeting European Association for Symbolic Logic, Paris, France, July 8-12, 1985.

8/15/08

DARPA VLSI Contractor's Meeting, Salt Lake City, UT, March 18-20, 1985.

Workshop on Algebraic Models of Distributed Systems, Distributed Computing and Communication Lecture Series, Columbia University, New York, NY, April 26, 1985.

Workshop on Reasoning about Cooperating Agents and Concurrent Processes, sponsored by the Center for the Study of Language and Information and the American Association for Artificial Intelligence, Monterey, CA, August 22-24, 1984.

Advanced Nato Study Institute on Logics and Models for Specification and Verification of Concurrent Systems, La Colle-Sur-Loup, France, October 8-18, 1984.

Special Discussion Meeting of the Royal Society of London on Mathematical Logic and Programming Languages, London, England, February 15-16, 1984.

INVITED LECTURES:

McMasters University Hamilton, Ontario, Canada, City University Graduate Center in New York, NY, University of New South Wales Sydney, Australia, Vienna University of Technology, Computer Science Department, Institute of Information Systems, University of Illinois at Chicago, City University Graduate Center in New York, McMasters University, Michigan State (East Lansing), IBM Yorktown Heights Research Center, Duke, Carnegie-Mellon University, U. of California (Santa Barbara), MIT, Cornell, U. of Maryland, NC State, SUNY Stony Brook, Harvard, SUNY Albany, National Bureau of Standards, Xerox Palo Alto Research Center. Lawrence Livermore Laboratory, U. of Virginia, RPI, Penn State, German Mathematical Institute (Oberwolfach, West Germany), Bell Laboratories (Murray Hill, NJ), Bell Laboratories (Holmdel, NJ), Universitat des Saarlandes/Bad Honnef (West Germany), CMU NSF/SERC Seminar on Concurrency, Indiana University, Fudan University (Peoples Republic of China), University of Oldenburg (West Germany), University of Aachen (Aachen, Germany), Gesellschaft fur Mathematik und Datenverarbeitung (St. Augustin, West Germany), University of Wisconsin (Madison), University of Illinois at Chicago (Chicago, IL), Bellcore Research Laboratories (Morristown, NJ), Fujitsu America Corporation (San Jose, CA), The Technion (Haifa, Israel), IBM (Austin, TX), The Oregon Graduate Center, Intel Supercomputer Systems Division (Beaverton, OR), Union Switch and Signal (Pittsburgh), Siemens (Munich, Germany), Technical University of Munich (Munich, Germany), New York University, National Security Agency, Advanced Micro Devices (AMD) (Austin, Tx), University of California (Berkeley), Cadence Berkeley Laboratories, McMaster University (Hamilton, Ontario, Canada), IRST (Trento, Italy), University of Michigan (Ann Arbor, MI), University of Iowa (Iowa City, IA), Saarbruecken University (Saarbruecken, Germany), Universidade do Amazonas (Brazil).

CONTRACT AND GRANT SUPPORT:

Current Support:

8/15/08

NSF (National Science Foundation), *Efficient Model Checking of Concurrent and Dynamic Software*, \$320,000, 09/01/04 to 09/30/08, (PI).

NSF (National Science Foundation), *Graph-Based Refinement Strategies for Hybrid Systems*, \$550,000, 09/15/04 to 08/31/08, (Co-PI).

SRC (Semiconductor Research Corp.), *Verification for System Level SoC Design*, 11/01/05 to 10/31/08, (PI).

NSF (National Science Foundation), *The Component Substitution Problem for Software Systems*, 06/01/06 to 05/31/09, (PI).

University of California/Berkeley, *Communication/Component Based Design*, 09/01/05 to 08/31/2008, (Co-PI).

MURI, (Air Force Multi University Research Initiative), *Framework and Tools*, 05/01/06 to 09/30/08, (Co-PI).

ICAST, *International Collaboration for Advanced Security Technology*, 06/01/06 to 05/31/09, (Co-PI)

Previous Support:

DOD (Naval Research Laboratory), *Static Analysis to Enhance the Power of Model Checking for Concurrent Software*, N00014-01-0796, \$2,414,496, May 2001-April 2006. (PI).

DOD (Army Research Office), *Verification Tools for Embedded Systems*, DAAD 19-01-1-0485, \$4,393,644, May 2001-April 2006. (Co-PI).

Semiconductor Research Consortium, *SRC-CMU Center of Excellence in CAD: Formal and Semi-Formal Verification Thrust*, \$750,000, July 2000-June 2002. (Co-PI).

NSF, CNPq Collaborative Research: *Formal Verification of Computer Systems in Industrial Complexity*, CCR 9900309, \$155,388, January 1999-December 2001. (PI).

MARCO-FRC *Design and Test*, SA2208-23106PG, \$162,614, October 1998-December 2001. (PI).

NSF. *Automatic Verification of Concurrent Hardware and Software Systems*, CCR-0098072, \$375,000, October 2001-September 2004. (PI)

NSF, ITR/SW: *Verification Tools for Autonomous and Embedded Systems*, 00-0598, \$1,854,572, September 2000-August 2003. (Co-PI).

8/15/08

DARPA, IMAGES: Integrated Modeling for Analysis and Generation of Embedded Software, 00-0613, \$2710,376, June 2000-May 2003. (Co-PI).

NSF, Automatic Verification of Finite-State Concurrent Systems in Hardware and Software, CCR-9803774, \$480,305, July 1998-June 2001. (PI).

National Security Agency, A Framework for Verifying Security Protocols, MDA904-99-C-5020, \$200,000, January 1999-September 2000. (Co-PI).

SRC, Formal and Semi-Formal Verification Thrust, 99-TJ-684, \$175,000, July 1999-June 2000. (PI)

National Security Agency, A Model Checker for VHDL, NSA 1-50287, September 1997-September, 1998.

General Motors, Model Checker for Statemate, GM 1-41880, \$7,636, November 1997-December 1997.

Intel Corporation, Verification of Arithmetic Circuits, \$40,000, 3rd quarter, 1997.

Semiconductor Research Corporation: Automatic Verification of Sequential Circuit Designs, SRC 96-DJ-294, \$160,000, June 1996-May, 1997.

Siemens Corporate Research, Inc., Symbolic Model Checking, \$45,000, December, 1996.

NSF: Automatic Verification of Finite-State Concurrent Systems in Hardware and Software, CCR-9217549, \$150,000, June 1996-October 1997. (Special Creativity Award).

Intel Corporation: Automatic Verification of Sequential Circuit Designs, \$40,000, October, 1996. (Gift).

DOD: Maryland Procurement Office (MPO): VHDL Model Checking System, MDA904-94-C-1667, \$241,728, August 1994-January, 1997.

Cadence, \$25,000, January 1996. (Gift)

Motorola, \$30,000, August, 1995. (Gift)

NSF: Automatic Verification of Finite-State Concurrent Systems in Hardware and Software, CCR-9217549, \$444,900, May 1993-May 1996.

Semiconductor Research Corporation: Automatic Verification of Sequential Circuit Designs, SRC 93-DJ-294, \$489,000, June 1992-June 1995.

8/15/08

Intel Corporation: Automatic Verification of Sequential Circuit Designs, \$8,157, January 1993 - December 93.

NSF: Temporal Logic, Hardware Verification and Parallel Theorem Proving, CCR-9005992, \$211,961, 8/1/90 - 1/31/93.

Intel Corporation: Automatic Verification of Sequential Circuit Designs, \$26,000, 1/1/92 - 12/31/92.

NSF: US-Japan Cooperative Research Grant: Formal Verification of Finite State Systems, INT-901-6694, \$19,822, April 1991-September 1992.

United States-Israel Binational Science Foundation: Automatic Verification of Distributed Systems, Agreement 89-00413/2, \$5,000 for travel expenses, Submitted with Dr. Orna Grumberg, Professor of Computer Science, Technion, Haifa, Israel.

NSF: Temporal Logic, Hardware Verification, Theorem Proving, CCR-8722633, \$80,553, March 1989-February 1990.

NSF: Temporal Logic, Hardware Verification, Theorem Proving, LCCR-8722633, \$78,869, March 1988-February 1989.

IBM: CMU Joint Study of Parallelization of Computer Programs, \$1000 travel grant to run parallel theorem prover on the RP3 multiprocessor, 1988.

NSF: Programming Language Issues in VLSI Design, MCS-8216706, \$90,283, February 1987-January 1988.

NSF: Programming Language Issues in VLSI Design, MCS-8216706, \$87,230, February 1986-January 1987.

NSF: Programming Language Issues in VLSI Design, MCS-8216706, \$30,452, July 1985-December 1986.

NSF: Design and Verification of Concurrent Systems, MCS-8216706, \$158,215, July 1983-December 31, 1985.

ONR: Joint Workshop on Logics of Programs, N00014-83-G-0079, \$6,000, June 1983.

NSF: Workshop on Logics of Programs, MCS-8303082, \$10,000, June 1983.

NSF: Design and Verification of Concurrent Systems, MCS-8105553, \$127,300, July 1, 1981-December 31, 1983.

8/15/08

NSF: Verification of Recursive Programs, Concurrent Programs and Abstract Data Types, MCS-79-09365, \$57,246.00, July 1, 1979-December 21, 1981.

NSF: Derivation of Programs from Organized Knowledge Basis, MCS-75-01846, \$19,206.00, June 1977-August 1978.

SERVICE AND COMMITTEE WORK WITHIN THE UNIVERSITY:

Department of Computer Science Hiring Committee, Spring 1999.

University Committee of Investigation, Spring 1996.

University Committee on Tenure Appointments, 1991-1992.

Chairman, School of Computer Science Council, 1989-91.

Coordinator for Programming Systems, Department of Computer Science, 1985-93.

Committee on Math/CS Undergraduate Program, 1986-89.

Committee on Ph.D. program in Algorithms, Combinatorics, and Optimization, fall 1988.

Chairman of Graduate Admissions Committee, Department of Computer Science, spring 1986.

Graduate Admissions Committee, Department of Computer Science, spring 1985.

Elected to the Faculty Senate as one of the representatives from the CMU Computer Science Department, 1985-86.

Chairman, CMU Computer Science Department Qualifier Quality Review Committee.

Harvard Division of Applied Sciences Committee on Higher Degrees.

Harvard Division of Applied Sciences Undergraduate Board of Tutors in Applied Mathematics.

PUBLICATION LIST:

Papers Published in Refereed Journals:

Verification of SpecC using predicate abstraction, with Himanshu Jain and Daniel Kroening: Formal Methods in System Design 30(1): 5-28 (2007).

An Iterative Framework for Simulation Conformance with Sagar Chaki, Somesh Jha, Helmut Veith: J. Log. Comput. 15(4): 465-488 (2005).

8/15/08

Computational challenges in bounded model checking with, Daniel Kroening, Joël Ouaknine, Ofer Strichman: STTT 7(2): 174-183 (2005) 2004.

Counterexample Guided Abstraction Refinement, with Orna Grumberg, Somesh Jha, Yuan Lu, Helmut Veith, Submitted to Journal of the ACM.

Predicate Abstraction of ANSI-C Programs Using SAT Formal Methods in System Design, with Daniel Kroening, Natasha Sharygina, Karen Yorav: 25(2-3): 105-127 (2004)

Efficient Verification of Sequential and Concurrent C Programs Formal Methods in System Design, with Sagar Chaki, Alex Groce, Joël Ouaknine, Ofer Strichman, Karen Yorav: 25(2-3): 129-166 (2004).

Modular Verification of Software Components in C. IEEE Trans. Software Eng., with Sagar Chaki, Alex Groce, Somesh Jha, Helmut Veith.: 30(6): 388-402 (2004)

SAT-based counterexample-guided abstraction refinement. IEEE Trans. on CAD of Integrated Circuits and Systems, with Anubhav Gupta, Ofer Strichman: 23(7): 1113-1123 (2004).

Efficient verification of security protocols using partial-order reductions, with Somesh Jha, Wilfredo R. Marrero: STTT 4(2): 173-188 (2003).

Bounded Model Checking, with Armin Biere, Alessandro Cimatti, Ofer Strichman, Y. Zue: Book chapter: Advances in Computers, Academic Press, 2003.

Abstraction and counterexample-guided refinement in model checking of hybrid systems, with Ansgar Fehnker, Zhi Han, Bruce Krogh, Joel Ouaknine, Olaf Stursberg, Michael Theobald: International Journal of Foundations of Computer Science 14(4), 2003.

Counterexample-guided abstraction refinement for symbolic model checking., with Orna Grumberg, Somesh Jha, Yuan Lu, Helmut Veith: JACM 50(5): 752-794 (2003).

Verification of Out-of-Order Processor Designs Using Model Checking and Light-Weight Completion Function, with Sergey Berezin, Armin Biere, Yunshan Zhu, FORMAL METHODS IN SYSTEM DESIGN, Vol. 20, No. 2, pp. 152-186, 2002.

State Space Reduction Using Partial Order Techniques, with M. Minea, O. Grumberg and D. Peled, SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, Vol. 3, No. 1, 1999, pp. 279-287.

Bounded Model Checking Using Satisfiability Solving., with Armin Biere, Richard Raimi, Yunshan Zhu: Formal Methods in System Design 19(1): 7-34 (2001).

8/15/08

The Verus language: representing time efficiently with BDDs., with Sérgio Vale Aguiar Campos, *Theor. Comput. Sci.* 253(1): 95-118 (2001) 2000.

Program Slicing for {VHDL}, with M. Fujita, P.S. Rajan, T. Reps, S. Shankar and T. Teitelbaum. *SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER*, Volume 4, Number 1, October 2002. p 125-137. Appeared online on October 9, 2001.

Selective Quantitative Analysis and Interval Model Checking: Verifying Different Facets of a System, with S. Campos, O. Grumberg, *FORMAL METHODS IN SYSTEM DESIGN*, Volume 17, Number 2, October 2000.

NuSMV: A New Symbolic Model Checker. with A. Cimatti, F. Giunchiglia and M. Roveri. *SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER*, vol. 2 (4), p. 410, 2000.

Verification of a safety-critical railway interlocking system with real-time constraints, with Vicky Hartonas-Garmhausen, Sergio Campos, Alessandro Cimatti, and Fausto Giunchiglia Elsevier, *SCIENCE JOURNAL SCIENCE OF COMPUTER PROGRAMMING*, 36 (1) pp. 53-64 2000.

Verifying the SRT Division Algorithm Using Theorem Proving Techniques, with S. German and X. Zhao, *FORMAL METHODS IN SYSTEM DESIGN*, vol. 14, no. 1, pp. 7-44, January 1999.

The Analysis and Verification of Real-Time Systems Using Quantitative Symbolic Algorithms, with S. Campos, *INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER*, vol. 2(3), p.260, 1999.

Analytica: An Experiment in Combining Theorem Proving and Symbolic Computation, with A. Bauer and X. Zhao, *JOURNAL OF AUTOMATED REASONING*, vol. 21, pp. 295, 1998.

Verifying Parameterized Networks, with O. Grumberg and S. Jha, *ACM-TOPLAS*, Vol. 19, No. 5, pp. 726-750, September 1997.

An Improved Algorithm for Evaluation of Fixpoint Expressions, with A. Browne, S. Jha, D. Long, and W. Marrero, *THEORETICAL COMPUTER SCIENCE*, Vol. 178, pp.237-255, 1997.

Symbolic Techniques for Formally Verifying Industrial Systems, with S. Campos and M. Minea, *SCIENCE OF COMPUTER PROGRAMMING*, Vol. 29, No. 1-2, pp. 79-98, July 1997.

Another Look at LTL Model Checking, with O. Grumberg and H. Hamaguchi, *FORMAL METHODS IN SYSTEM DESIGN*, vol. 10, no. 1, pp. 47-71, February 1997.

Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping, with K. Mcmillan, X. Zhao, M. Fujita and J. Yang, *FORMAL METHODS IN SYSTEM DESIGN*, vol. 10, no. 2/3, pp. 137-148, April/May 1997.

8/15/08

Exploiting Symmetry in Temporal Logic Model Checking, with R. Enders, T. Filkorn and S. Jha, *FORMAL METHODS IN SYSTEM DESIGN*, vol. 9, no.1/2., pp. 77-104, August 1996.

Computer-aided Verification, with R. Kurshan, *IEEE Spectrum*, Vol. 33, pp. 61-67, 1996.

Temporal Verification of Real-Time Systems, with S. Campos, W. Marrero, M. Minea, and H. Hiraishi, *IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS*, vol E78-D, no. 7, pp. 796-802, July 1995.

Verification of the Futurebus+ Cache Coherence Protocol, with O. Grumberg, H. Hiraishi, S. Jha, D. Long, K. McMillan, and L. Ness, *FORMAL METHODS IN SYSTEM DESIGN*, vol. 6, no. 2, pp. 217-232, March 1995.

Model Checking and Abstraction, with O. Grumberg and D. Long, *ACM-TOPLAS*, Vol. 16, No. 5, pp. 1512-1542, September 1994.

Symbolic Model Checking for Sequential Circuit Verification, with J. Burch, D. Long, K. McMillan, and D. Dill, *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*, Vol. 13, No. 4, pp. 401-424, April 1994.

A Unified Approach for Showing Language Containment And Equivalence between Various Types of Ω -Automata, with Ioana A. Draghicescu and Robert P. Kurshan, *INFORMATION PROCESSING LETTERS*, Vol. 46, pp. 301-308, 1993.

Application of BDDs to CAD for Digital Systems, with Masahiro Fujita, *JOURNAL OF THE INFORMATION PROCESSING SOCIETY OF JAPAN*, Vol. 34, No. 5, pp. 609-616, May 1993.

Analytica: A Theorem Prover for Mathematica, with X. Zhao, *THE MATHEMATICA JOURNAL*, Vol. 3, No. 1, , pp. 56-71, Winter 1993 .

A Synthesis of Two Approaches for Verifying Finite State Concurrent Systems, with O. Grumberg and R.P. Kurshan, *JOURNAL OF LOGIC AND COMPUTATION*, Vol. 2, No. 5, October 1992, pp. 605-618.

PARTHENON: A Parallel Theorem Prover for Non-Horn Clauses, with Soumitra Bose, David E. Long, and Spiro Michaylov, *JOURNAL OF AUTOMATED REASONING*, Vol. 8, August 1992, pp. 153-181.

Symbolic Model Checking: 10^{20} States and Beyond, with Jerry R. Burch, Kenneth L. McMillan, David L. Dill, and L.J. Hwang, *INFORMATION AND COMPUTATION* (Special Issue for the best papers from LICS'90), Vol. 98, No. 2, June 1992, pp. 142-170.

Automatic Verification of Sequential Control Systems using Temporal Logic, with Il Moon, Gary J. Powers, and Jerry R. Burch, *AMERICAN INSTITUTE OF CHEMICAL ENGINEERS JOURNAL*, Vol. 38, No. 1, January 1992, pp. 67-75.

8/15/08

Reasoning about Procedures as Parameters in the Language L4, with Steve M. German and Joseph Y. Halpern, *INFORMATION AND COMPUTATION*, Vol. 83, No. 3, December 1989, pp. 265-359.

Reasoning about Networks with Many Identical Processes, with M. Browne and O. Grumberg, *INFORMATION AND COMPUTATION*, Vol. 81, No. 1, April 1989, pp. 13-31.

Characterizing Finite Kripke Structures in Propositional Temporal Logic, with M.C. Browne and O. Grumberg, *THEORETICAL COMPUTER SCIENCE*, Vol. 59, 1988, pp. 115-131.

Escher-A Geometrical Layout System for Recursively Defined Circuits, with Yulin Feng, *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*, Vol. 7, No. 8, August 1988, pp. 908-919.

Compiling Path Expressions into VLSI Circuits, with T.S. Anantharaman, M.J. Foster, and B. Mishra, *DISTRIBUTED COMPUTING*, Vol. 1, No. 3, 1986, pp. 150-166.

Automatic Verification of Sequential Circuits Using Temporal Logic, with M.C. Browne, D.L. Dill and B. Mishra, *IEEE TRANSACTIONS ON COMPUTERS*, Vol. C-35, No. 12, December 1986, pp. 1035-1044.

Automatic Verification of Asynchronous Circuits Using Temporal Logic, with D.L. Dill, *IEEE PROCEEDINGS*, Vol. 133, Pt. E, No. 5, September 1986, pp. 276-282.

Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications, with E.A. Emerson and A.P. Sistla, *ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS*, Vol. 8, No. 2, April 1986, pp. 244-263.

Hierarchical Verification of Asynchronous Circuits Using Temporal Logic, with B. Mishra, *THEORETICAL COMPUTER SCIENCE*, Vol. 38, 1985, pp. 269-291.

The Complexity of Propositional Linear Temporal Logic, with A. P. Sistla, *JOURNAL OF THE ASSOCIATION FOR COMPUTING MACHINERY*, Vol. 32, No. 3, July 1985, pp. 733-749.

Can Message Buffers be Axiomatized in Linear Temporal Logic?, with A.P. Sistla, N. Francez, and A. Meyer, *INFORMATION AND CONTROL*, Vol. 63, No. 1/2, October/November 1984, pp. 88-112.

Effective Axiomatizations of Hoare Logics, with Steven M. German and Joseph Y. Halpern, *JOURNAL OF THE ASSOCIATION FOR COMPUTING MACHINERY*, Vol. 30, No. 3, July 1983, pp. 612-636.

Using Branching Time Temporal Logic to Synthesize Synchronization skeletons, with E. Allen Emerson, *SCIENCE OF COMPUTING* 2, 1982, pp. 241-266.

8/15/08

Distributed Reconfiguration Strategies for Fault Tolerant Multiprocessor Systems, with C.N. Nikolaou, special issue on fault tolerant computing, *IEEE TRANSACTIONS ON COMPUTERS*, Vol. C-31, No. 8, August 1982.

A Critical Evaluation of ADA for Multiprocessor Systems, with A. Evans, R. Morgan, and E. Roberts. *SOFTWARE: PRACTICE AND EXPERIENCE*, Vol. 11, 1981, pp. 1019-1051.

Proving Coroutines Without History Variables, *ACTA INFORMATICA*, Vol.13, 1980, pp. 169-188.

Synthesis of Resource Invariants, *TOPLAS*, Vol.2, No.3, July 1980, pp. 338-358.

Program Invariants as Fixed Points, *COMPUTING*, Vol. 21, No.4, 1979, pp. 273-294.

Programming Language Constructs for Which it is Impossible to Obtain Good Hoare-like Axioms, *JOURNAL OF THE ASSOCIATION FOR COMPUTING MACHINERY*, Vol. 26, No.1, January 1979, pp. 129-147.

Papers Presented at Refereed Conferences and Workshops:

SAT-Based Compositional Verification Using Lazy Learning, with Nishant Sinha, CAV 2007: 39-54.

Reachability for Linear Hybrid Automata Using Iterative Relaxation Abstraction, with Sumit Kumar Jha, Bruce H. Krogh, James E. Weimer, HSCC 2007: 287-300.

The Image Computation Problem in Hybrid Systems Model Checking, with André Platzer, HSCC 2007: 473-486.

Arithmetic Strengthening for Shape Analysis., with Stephen Magill, Josh Berdine, Byron Cook: SAS 2007: 419-436.

Verilog CounterExample Guided Abstraction Refinement, with Himanshu Jain, Daniel Kroening, Natasha Sharygina, VCEGAR: TACAS 2007: 583-586.

FMCAD Conference, San Jose, CA, Aug, 2006.

Verification of Infinite-State Systems with Applications to Security, with Marius Minea, Ferucio Laurentiu Tiplea., Proceedings of the NATO Advanced Research Workshop "Verification of Infinite State Systems with Applications to Security VISSAS 2005", Timisoara, Romania, March 17-22, 2005 IOS Press 2006.

Ranking Attack Graphs, with Vaibhav Mehta, Constantinos Bartzis, Haifeng Zhu, Jeannette Wing: RAID 2006: 127-144.

8/15/08

Satisfiability Checking of Non-clausal Formulas Using General Matings, with Himanshu Jain, Constantinos Bartzis, SAT 2006: 75-89.

Verifying Concurrent Message-Passing C Programs with Recursive Calls, with Sagar Chaki, Nicholas Kidd, Thomas W. Reps, Tayssir Touili: TACAS 2006: 334-349.

Environment Abstraction for Parameterized Verification, with Muralidhar Talupur, Helmut Veith. VMCAI 2006: 126-141.

Automated Assume-Guarantee Reasoning for Simulation Conformance, with Sagar Chaki, Nishant Sinha, Prasanna Thati: CAV 2005: 534-547.

Word level predicate abstraction and refinement for verifying RTL, with Himanshu Jain, Daniel Kroening, Natasha Sharygina, Verilog. DAC 2005: 445-450.

Dynamic Component Substitutability Analysis, with Natasha Sharygina, Sagar Chaki, Nishant Sinha: FM 2005: 512-528.

Refining Abstractions of Hybrid Systems Using Counterexample Fragments, with Ansgar Fehnker, Sumit Kumar Jha, Bruce H. Krogh.: HSCC 2005: 242-257.

Reconsidering CEGAR: Learning Good Abstractions without Refinement., with Anubhav Gupta, ICCD 2005: 591-598.

State/Event Software Verification for Branching-Time Specifications, with Sagar Chaki, Orna Grumberg, Joël Ouaknine, Natasha Sharygina, Tayssir Touili, Helmut Veith.: IFM 2005: 53-69.

SATABS: SAT-Based Predicate Abstraction for ANSI-C, with Daniel Kroening, Natasha Sharygina, Karen Yorav.: TACAS 2005: 570-574.

Grand Challenge: Model Check Software, with Himanshu Jain, Nishant Sinha. VISSAS 2005: 55-68.

Concurrent software verification with states, events, and deadlocks, with Sagar Chaki, Joël Ouaknine, Natasha Sharygina, Nishant Sinha.: Formal Asp. Comput. 17(4): 461-483 (2005).

Verification by Network Decomposition, with Muralidhar Talupur, Tayssir Touili, Helmut Veith: CONCUR 2004: 276-291.

A SAT-based algorithm for reparameterization in symbolic simulation, with Pankaj Chauhan, Daniel Kroening: DAC 2004: 524-529.

Checking consistency of C and Verilog using predicate abstraction and induction, with Daniel Kroening, ICCAD 2004: 66-72

8/15/08

Counterexample Guided Abstraction Refinement Via Program Execution, with Daniel Kroening, Alex Groce, ICFEM 2004: 224-238.

Tutorial: Software Model Checking, with Daniel Kroening. ICFEM 2004: 9-10.

State/Event-Based Software Model Checking, with Sagar Chaki, Joël Ouaknine, Natasha Sharygina, Nishant Sinha: IFM 2004: 128-147.

Automated, compositional and iterative deadlock detection, with Sagar Chaki, Joël Ouaknine, Natasha Sharygina: MEMOCODE 2004: 201-210.

Verification of SpecC using predicate abstraction, with Himanshu Jain, Daniel Kroening, MEMOCODE 2004: 7-16.

A Tool for Checking ANSI-C Programs, with Daniel Kroening, Flavio Lerda TACAS 2004: 168-176.

Completeness and Complexity of Bounded Model Checking, with Daniel Kroening, Joël Ouaknine, Ofer Strichman: VMCAI 2004: 85-96.

Completeness and complexity of bounded model checking, with Daniel Kroening, Joel Ouaknine, Ofer Strichman: VMCAI 2004, LNCS.

High Level Verification of Control Intensive Systems Using Predicate Abstraction, with Orna Grumberg, Muralidhar Talupur, Dong Wang: MEMOCODE 2003: 55-64.

SAT Based Predicate Abstraction for Hardware Verification, with Muralidhar Talupur, Helmut Veith, Dong Wang: SAT 2003: 78-92.

Verification of Hybrid Systems Based on Counterexample-Guided Abstraction Refinement, with Ansgar Fehnker, Zhi Han, Bruce H. Krogh, Olaf Stursberg, Michael Theobald: TACAS 2003: 192-207

Counterexamples Revisited: Principles, Algorithms, Applications. Verification: Theory and Practice, with, Helmut Veith: 2003: 208-224.

Bounded model checking, with Armin Biere, Alessandro Cimatti, Ofer Strichman, Yunshan Zhu: Advances in Computers 58: 118-149 (2003).

Counterexamples revisited: Principles, algorithms, applications, with Helmut Veith: Proceedings of the International Symposium on Verification: Theory and Practice, LNCS 2772, 2003.

SAT-Based Algorithms for Logic Minimization, with Samir Saprà, Michael Theobald, ICCD 2003.

8/15/08

High level verification of control intensive systems using predicate abstraction, with Orna Grumberg, Muralidhar Talupur, Dong Wang: Proceedings of the 1st ACM and IEEE International Conference on Formal Methods and Models for Codesign, 2003.

SAT based predicate abstraction for hardware verification, with Muralidhar Talupur, Dong Wang, Helmut Veith: Proceedings of the 6th International Conference on Theory and Applications of Satisfiability Testing, 2003.

Predicate Abstraction with Minimum Predicates, with Sagar Chaki, Alex Groce, Ofer Strichman: CHARME 2003, LNCS.

Predicate Abstraction of ANSI-C Programs using SAT, with Daniel Kroening, Natalia Sharygina, Karen Yorav: Proceedings of the Model Checking for Dependable Software-Intensive Systems Workshop, San-Francisco, USA, 2003.

Hardware Verification using ANSI-C Programs as a Reference, with Daniel Kroening: ASP-DAC 2003: 308-311.

Approach to Integrating UML and Formal Verification Tools, with Edjard Mota, W. Oliveira, Alex Groce, J. Kanda, and M. Falcao. VeriAgent: an VMF 2003.

Specifying and Verifying Systems with Multiple Clocks, with Daniel Kroening, Karen Yorav: ICCD 2003

System description: Analytica 2, with Michael Kohlhase, Joel Ouaknine, Klaus Sutner: CALCULEMUS 2003.

Efficient verification of sequential and concurrent C programs, with Sagar Chaki, Alex Groce, Joel Ouaknine, Ofer Strichman, Karen Yorav: FMSD, 2003.

State/event-based software model checking, with Joel Ouaknine, Natasha Sharygina, Nishant Sinha: IFM 2003.

Making Predicate Abstraction Efficient: How to Eliminate Redundant Predicates, with Orna Grumberg, Muralidhar Talupur, Dong Wang: CAV 2003: 126-140.

Modular Verification of Software Components in C, with Sagar Chaki, Alex Groce, Somesh Jha, Helmut Veith: ICSE 2003: 385-395.

Verification of Hybrid Systems Based on Counterexample-Guided Abstraction Refinement, with Ansgar Fehnker, Zhi Han, Bruce H. Krogh, Olaf Stursberg, Michael Theobald: TACAS 2003: 192-207.

8/15/08

Behavioral consistency of C and verilog programs using bounded model checking, with Daniel Kroening, Karen Yorav: DAC 2003:368-371.

SAT-Based Counterexample Guided Abstraction Refinement in Model Checking, CADE 2003.

Making Predicate Abstraction Efficient: How to Eliminate Redundant Predicates, with Orna Grumberg, Muralidhar Talupur, Dong Wang: CAV 2003: 126-140.

Predicate Abstraction with Minimum Predicates, with Sagar Chaki, Alex Groce, Ofer Strichman: CHARME 2003: 19-34.

Behavioral consistency of C and verilog programs using bounded model checking, with Daniel Kroening, Karen Yorav.: DAC 2003: 368-371.

Model Checking for Dependable Software-Intensive Systems, with Masahiro Fujita, David P. Gluch.: DSN 2003: 764.

Specifying and Verifying Systems with Multiple Clocks, with Daniel Kroening, Karen Yorav.: ICCD 2003:

SAT-Based Algorithms for Logic Minimization, with Samir Sapra, Michael Theobald, ICCD 2003:

SAT Based Abstraction-Refinement Using ILP and Machine Learning Techniques, with Anubhav Gupta, James H. Kukula, Ofer Strichman: CAV 2002: 265-279.

An OpenSource Tool for Symbolic Model Checking, with Alessandro Cimatti, Enrico Giunchiglia, Fausto Giunchiglia, Marco Pistore, Marco Roveri, Roberto Sebastiani, Armando Tacchella: NuSMV 2: CAV 2002: 359-364.

Automated Abstraction Refinement for Model Checking Large State Spaces Using SAT Based Conflict Analysis, with Pankaj Chauhan, James H. Kukula, Samir Sapra, Helmut Veith, Dong Wang.: FMCAD 2002: 33-51.

Tree-Like Counterexamples in Model Checking, with Somesh Jha, Yuan Lu, Helmut Veith: LICS 2002: 19-29.

SAT-Based Counterexample Guided Abstraction Refinement. SPIN 2002: 1

Program slicing for VHDL, with Masahiro Fujita, Sreeranga P. Rajan, Thomas W. Reps, Subash Shankar, Tim Teitelbaum.: STTT 4(1):125-137 (2002).

An Adaptive Model Checker, with Alex Groce, Doron Peled, Mihalis Yannakakis: AMC: CAV 2002: 521-525.

8/15/08

Model checking Java programs using structural heuristics, with Alex Groce, Willem Visser: ISSTA 2002: 12-21.

Heuristic Model Checking for Java Programs, with Alex Groce, Willem Visser.: SPIN 2002: 242-245

Adaptive Model Checking, with Alex Groce, Doron Peled, Mihalis Yannakakis: TACAS 2002: 357-370

Types as models: model checking message-passing programs, with Sagar Chaki, Sriram K. Rajamani, Jakob Rehof: POPL 2002: 45-57.

From States to Transitions: Improving Translation of LTL Formulae to Büchi Automata, with Dimitra Giannakopoulou, Flavio Lerda: FORTE 2002:308-326.

Deciding Separation Formulas with SAT, with Ofer Strichman, Sanjit A. Seshia, Randal E. Bryant: CAV 2002: 209-222.

Verification of Out-Of-Order Processor Designs Using Model Checking and a Light-Weight Completion Function, with Sergey Berezin, Armin Biere, Yunshan Zhu: Formal Methods In System Design to appear (2001).

On Solving Presburger and Linear Arithmetic with SAT, with Ofer Strichman: FMCAD 2002: 160-170.

Theorem Proving, with Daniel Kroening: Application Specific Higher Order Logic VERIFY 2002: 5-15.

A Failed Attempt to Optimize Variable Ordering with Tools for Constraints Solving, with Ofer Strichman: CFV 2002.

Tree-like Counterexamples in Model Checking, with Somesh Jha, Yuan Lu, Helmut Veith, Appeared in Proceedings: IEEE Symposium on Logic in Computer Science 2002 (LICS 2002), Copenhagen, Denmark, July 22-25, 2002.

Automated Abstraction Refinement for Model Checking Large State Spaces using SAT based Conflict Analysis, with Pankaj Chauhan, Samir Sapra, James Kakula, Helmut Veith, Dong Wang, Fourth International Conference on Formal Methods in Computer-Aided Design 2002 (FMCAD 2002), Portland, Oregon, November 6-8, 2002.

TOOL Paper NuSMV2: an OpenSource tool for symbolic model checking, with Alessandro Cimatti, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, A. Tacchella, Conference on Computer-Aided Verification 2002 (CAV 2002), Copenhagen, Denmark, July 27-31, 2002.

8/15/08

Filtering in Publish-Subscribe Systems Using Binary Decision. Diagrams, with Alexis Campailla, Sagar Chaki, Somesh Jha, Helmut Veith: Efficient ICSE 2001: 443-452.

Model Checking, with Bernd-Holger Schlingloff: Handbook of Automated Reasoning 2001: 1635-1790.

Progress on the State Explosion Problem in Model Checking, with Orna Grumberg, Somesh Jha, Yuan Lu, Helmut Veith: Informatics 2001: 176-194.

Bounded Model Checking Using Satisfiability Solving, with Armin Biere, Richard Raimi, Yunshan Zhu. Formal Methods in System Design 19(1): 7-34 (2001).

Efficient Model Checking Via Büchi Tableau Automata, with Girish Bhat, Rance Cleaveland, Alex Groce: CAV 2001: 38-52.

Parameterized Verification of Multithreaded Software Libraries, with Thomas Ball, Sagar Chaki, Sriram K. Rajamani: TACAS 2001: 158-173.

Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation, with Aarti Gupta, Anubhav Gupta, Zijiang Yang, Pranav Ashar: DAC 2001: 536-541.

Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines, with Dong Wang, Pei-Hsin Ho, Jiang Long, James H. Kukula, Yunshan Zhu, Hi-Keung Tony Ma, Robert F. Damiano: DAC 2001: 35-40.

Using cutwidth to improve symbolic simulation and boolean satisfiability, with Dong Wang, Yunshan Zhu, James Kukula: Proceedings of the 6th IEEE International High Level Design Validation and Test Workshop, 2001.

Using Cutwidth to Improve Symbolic Simulation and Boolean Satisfiability, with Dong Wang, Yunshan Zhu, Jim Kukula, Conference Proceedings: IEEE International High Level Design Validation and Test Workshop 2001 (HLDVT 2001), Monterey, California, November 7-9 2001.

Non-linear Quantification Scheduling in Image Computation, with Pankaj Chauhan, Somesh Jha, Jim Kukula, Tom Shiple, Helmut Veith and Dong Wang, To Appear in Proceedings: International Conference on Computer Aided Design 2001 (ICAAD '01), San Jose, California, November 4-8, 2001.

Using Combinatorial Optimization Methods for Quantification Scheduling, with Pankaj Chauhan, Somesh Jha, Jim Kukula, Helmut Veith and Dong Wang, Conference Proceedings: Conference on Correct Hardware Design and Verification Methods (CHARME'01), Livingston, Scotland, September 4-7, 2001.

8/15/08

Efficient Filtering in Publish Subscribe Systems using Binary Decision Diagrams, with A. Campialla, S. Chaki, S. Jha and H. Veith, Conference Proceedings: International Conference on Software Engineering (ICSE '01), Toronto, Canada, May 12-19 2001.

Executable Protocol Specification in ESL, with Steven M. German, Yuan Lu, Helmut Veith, and Dong Wang, FMCAD 2000: 197-216, Austin, Texas, November 1-3 2000.

A Theory of Consistency for Modular Synchronous Systems, with Randal E. Bryant, Pankaj Chauhan, Amit Goel, FMCAD 2000: 486-504, Austin, Texas, November 1-3 2000.

Efficient Variable Ordering Using a BDD Based Sampling Scheme, with Y. Lu, J. Jain and M. Fujita, Conference Proceedings: Design Automation Conference (DAC '00), Los Angeles, CA., June 5-9, 2000.

Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model Checking, with Poul F. Williams, Armin Biere and Anubhav Gupta, TECHCON '00, Phoenix, Arizona, September 2000.

Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model Checking, with P.F. Williams, A. Biere and A. Gupta, Carnegie Mellon University, Computer Science Department, Technical Report, CMU-CS-00-110, February 2000. Conference Proceedings: Computer Aided Verification (CAV '00), Chicago, IL, 2000.

Counterexample-guided Abstraction Refinement, with O. Grumberg, S. Jha, Y. Lu and H. Veith, LECTURE NOTES IN COMPUTER SCIENCE (2000), proceedings: Computer Aided Verification (CAV '00), Chicago, IL, 2000.

Partial Order Reductions for Security Protocol Verification, with S. Jha and W. Marrero, Conference Proceedings: Tools and Algorithms for Construction and Analysis of Systems (TACAS '00) pp. 503-518, 2000.

Efficient variable Ordering Using a BDD Based Sampling Scheme, with Y. Lu, J. Jain and M. Fujita, to appear in DAC, Accepted for Conference Proceedings: Design Automation Conference (DAC '00), Los Angeles, California, June 5-9 2000 2000.

Verifying Safety Properties of a Power PC™ Microprocessor Using Symbolic Model Checking Without BDDs, with A. Biere, R. Raimi and Y. Zhu, Computer Aided Verification (CAV 99) Trento, Italy, no. 1633, p 60, July 7-10 1999.

Verifying IP-Core Based System-On-Chip Design, with P. Chauhan, Y. Lu and D. Wang, Proceedings: IEEE (ASIC/SOC) pp. 27-31, Washington, D.C., September 15-18, 1999.

Combining Local and Global Model Checking, with A. Biere and Y. Zhu, <http://www.elsevier.nl/locate/entcs/volume23.html>, Proceedings: First International Workshop on Symbolic Model Checking (SMC '99), vol. 23, pp. 35-46, Trento, Italy, 1999.

8/15/08

Model Checking Semi-Continuous Time Models Using BDDs, with S. Campos, M. Teixeira, M. Minea and A. Kuehlmann, <http://www.elsevier.nl/locate/entcs/volume23.html> (1999), First International Workshop on Symbolic Model Checking (SMC'99) pp. 75-87 Trento, Italy, July 1999.

ProbVerus: Probabilistic Symbolic Model Checking, with V. Hartonas-Garmhausen and S. Campos, LECTURE NOTES IN COMPUTER SCIENCE, no. 1601 (1999), 5th International AMAST Workshop on Real-Time and Probabilistic Systems, Bamberg, Germany, May 1999, also in Proceedings (ARTS '99) 1999.

Program Slicing of Hardware Description Languages, with M. Fujita, S.P. Rajan, T. Reps, S. Shankar and T. Teitelbaum, Conference on Correct Hardware Design and Verification Methods (CHARME 99), pp. 298-312, 1999. Carnegie Mellon University, Computer Science Department, Technical Report, CMU-CS-99-103, 1999.

A Technique for Using Abstraction in Model Checking, with S. Jha, Y. Lu and D. Wang, Conference on Correct Hardware Design and Verification Methods (CHARME 99), Vol. 1703, pp.172-186, 1999.

Improving BDD Variable Ordering Using Abstract BDDs and Sampling, with Y.Lu, J.Jain and M. Fujita, Proceedings of International Workshop of High Level Design, Verification and Testing, (HLDVT) San Diego, California November 4-6 1999.

NuSMV: A New Symbolic Model Verifier, with A. Cimatti, F. Giunchiglia and M. Roveri, LECTURE NOTES IN COMPUTER SCIENCE, Proceedings: Eleventh Conference on Computer-Aided Verification (CAV 99), Trento, Italy, July, No. 1633, pp. 495-499, 1999.

Symbolic Model Checking Using SAT Procedures Instead of BDDs, with A. Biere, A. Cimatti, M. Fujita and Y. Zhu, Proceedings: Design Automation Conference (DAC 99), New Orleans, LA, pp. 317-320, 1999.

Symbolic Model Checking Without BDDs , with A. Biere, A. Cimatti and Y. Zhu, <http://link.springer.de/link/service/series/0558/bibs/1579/15790193.htm>, LECTURE NOTES IN COMPUTER SCIENCE, Proceedings: Tools and Algorithms for Construction and Analysis of Systems (TACAS '99) No. 1579, pp. 193-207, 1999.

Combining Local and Global Model Checking, with A. Biere and Y. Zhu, University of Karlsruhe, Technical Report 26/28, (extended Version of the SMC '99 Paper) 1998.

Compositional Reasoning in Model Checking, with S. Berezin and S. Campos, LECTURE NOTES IN COMPUTER SCIENCE 1536, pp. 81-103, 1998.

8/15/08

Model-Checking VHDL with CV, with D. Deharbe and S. Shankar, FORMAL METHODS IN COMPUTER-AIDED DESIGN. Also appears in LECTURE NOTES IN COMPUTER SCIENCE, no. 1522, pp. 508-514, 1998.

The Algebraic Mu-Calculus and MTBDDs, with Christel Baier, Proceedings 5th Workshop on Logic, Language, Information and Computation (WoLLIC'98) Sao Paulo, Brazil, 1998, pp. 27-38.

NuSMV: A Reimplementation of SMV, with A. Cimatti, F. Giunchiglia, and M. Roveri, Proceedings: 1st Feature Integration in Requirements Engineering (FIREworks '98) 1998.

Using Formal methods for Analyzing Security, with W. Marrero, Information Survivability Workshop, sponsored by IEEE Computer Society. pp. 37-41, 1998.

Analysis and Verification of Real-Time Systems Using Quantitative Symbolic Algorithms, with S. Campos, Software Tools for Technology Transfer (STTT '98) pp. 25-32, Aalborg, Denmark, July 12-13, 1998.

Formal Verification of VHDL- The Model Checker CV, with D. Deharbe and S. Shankar, appears in conference proceedings: XI Brazilian Symposium on Integrated Circuit Design (SBCCI '98), Sao Paulo, Brazil 1998, pp. 95-98.

Using State Space Exploration and a Natural Deduction Style Message Derivation Engine to Verify Security Protocols, with S. Jha and W. Marrero, Proceedings of the IFIP Working Conference on Programming Concepts and Methods (PROCOMET), Shelter Island, New York, pp. 96-106, 1998.

A Machine Checkable Logic of Knowledge for Specifying Security Properties of Electronic Commerce Protocols, with S. Jha and W. Marrero, available electronically at <http://www.cs.bell-labs.com/who/nch/fmsp/program.html>, 13th IEEE Annual Symposium on Logic in Computer Science (LICS '98) Workshop on Formal Methods and Security Protocols, Indianapolis, Indiana, June 21-24 1998.

On the Semantic Foundations of Probabilistic VERUS, with C. Baier and V. Hartonas-Garmhausen, ELECTRONIC NOTES IN COMPUTER SCIENCE, vol. 22, <http://www.elsevier.nl/cas/tree/store/tcs/free/entcs/store/contents.htm?jrn=tcs&mode=sub&v> (1998) Proc. Workshop on Probabilistic Methods in Verification (PROBMIV '98) Indianapolis, Indiana, appears in Technical Report CSR-98-4, University of Birmingham, pp. 7-32, 1998.

Symbolic Model Checking, with K. McMillan and S. Campos, XXV Seminario Integrado de Software and Hardware, Sociedade Brasileira do Computacao, vol. 1, pp. 14-18, 1998.

Verification of a Safety-Critical Railway Interlocking System, with Real-time Constraints, with V. Hartonas-Garmhausen, S. Campos, A. Cimatti, and F. Giunchiglia, Proceedings of the 28th

8/15/08

International Symposium on Fault-Tolerant Computing (FTCS-28), Munich, Germany, June 1998.

Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification, with S. Berezin, A. Biere, and Y. Zhu, LECTURE NOTES IN COMPUTER SCIENCE, no. 1522 pp. 369-38 Springer-Verlag, (1998). Conference Proceedings Published of Collection: International Conference on Formal Methods in Computer-Aided Design (FMCAD'98) Palo Alto, CA, 1998.

Symmetry Reductions in Model Checking, with E.A. Emerson, S. Jha, and A.P. Sistla, 10th International Conference on Computer Aided Verification, (CAV '98), Vancouver, British Columbia, June/July, 1998.

A Model Checker for Authentication Protocols, with W. Marrero and S. Jha, Proceedings of the {DIMACS} Workshop on Design and Formal Verification of Security Protocols, DIMACS Center, CoRE Building, Rutgers University, Piscataway, NJ, September 3-5, 1997.

Hybrid Spectral Transform Diagrams, with M. Fujita and W. Heinle, Proceedings of First International Conference on Information, Communications and Signal Processing, (ICICS '97), Academy of Science, Beijing, P. R. China, November 11-13, 1997.

Symbolic Model Checking for Probabilistic Processes, with C. Baier, V. Hartonas-Garmhausen, M. Kwiatkowska and M. Ryan, (ICALP '97): Automata, Languages and Programming (LNCS 1256), 1997, pages 430-437.

Equivalence Checking Using Abstract BDDs, with Jha, Y. Lu, M. Minea, International Conference on Computer Design (ICCD 97), Austin, Texas, October, 1997, pp. 332-337.

The Verus Tool: A Quantitative Approach to the Formal Verification of Real-Time Systems, Computer Aided Verification 9th International conference (CAV '97). Haifa, Israel, June, 1997, Vol. 1254.

The Verus language: representing time efficiently with BDDs, with S. Campos, Fourth AMAST Workshop on Real-Time Systems, Concurrent, and Distributed Software, 1997. *THEORETICAL COMPUTER SCIENCE*.

Verification of All Circuits in a Floating-point Unit Using Word-level Model Checking, with Y. Chen, P. Ho, Y. Hoskote, T. Kam, M. Khaira, J. O'Leary and X. Zhao, Proceedings of the First International Conference on Formal Methods in Computer-Aided Design (FMCAD'96), Palo Alto, CA, November 1996.

Analytica - An Experiment in Combining Theorem Proving and Symbolic Computation, with A. Bauer and X. Zhao, International Conference on Artificial Intelligence and Symbolic Mathematical Computation, AISMC-3, Steyr, Austria, September 1996, pp.21-37.

8/15/08

Verifying the SRT Division Algorithm using Theorem Proving Techniques, with S. German and X. Zhao, 8th International Conference on Computer Aided Verification, CAV '96, New Brunswick, NJ, July/August, 1996, pp. 111-122.

Word-Level Symbolic Model Checking--A New Approach for Verifying Arithmetic Circuits, with M. Khaira and X. Zhao, Proceedings of the 33rd (ACM/IEEE) Design Automation Conference, June 1996.

Deadlock Prevention in Flexible Manufacturing Systems Using Symbolic Model Checking, with V. Hartonas-Garmhausen and S. Campos, Proceedings of the 1996 IEEE International Conference of Robotics and Automation, April 1996.

Formally Verifying Arithmetic Circuits - Avoiding the Pentium FDIV Bug, Intel Design and Test Technology Conference, 1995.

Verifying Parametrized Networks using Abstraction and Regular Languages, with O. Grumberg and S. Jha, 6th International Conference on Concurrency Theory, CONCUR '95, Philadelphia, PA, August 1995, pp. 395-407.

Verifying the Performance of the PCI Local Bus Using Symbolic Techniques, with S. Campos, W. Marrero, and M. Minea, International Conference on Computer Design, October 1995.

Hybrid Decision Diagram: Overcoming the Limitation of MTBDDs and BMDs, with M. Fujita, and X. Zhao, Proceedings of International Conference on Computer-Aided Design (ICCAD), November 1995, pp. 159-163.

Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking, with O. Grumberg, K. McMillan and X. Zhao, Design Automation Conference (DAC '95), San Francisco, CA, June 1995.

Verus: A Tool for Quantitative Analysis of Finite-State Real-Time Systems. with S. Campos, W. Marrero, and M. Minea, Workshop on Languages, Compilers and Tools for Real-Time Systems, La Jolla, Ca, June, 1995.

Automatic Verification of Industrial Designs, with V. Hartonas-Garmhausen, T. Kurfess, and D. Long, Proceedings of the Workshop on Industrial Strength Formal Specification Techniques, Boca Raton, FL, April 1995, pp. 88-96.

Timing Analysis of Industrial Real-Time Systems, with S. Campos, W. Marrero, and M. Minea, Proceedings of the Workshop on Industrial Strength Formal Specification Techniques, Boca Raton, FL, April 1995, pp. 97-107.

Computing Quantitative Characteristics of Finite-State Real-Time Systems, with S. Campos, W. Marrero, M. Minea, and H. Hiraishi, IEEE Real-Time Systems Symposium, Puerto Rico, December, 1994.

Combining Symbolic Computation and Theorem Proving: Some Problems of Ramanujan, with X. Zhao, 12th International Conference on Automated Deduction, Nancy, France, June/July 1994. *LECTURE NOTES IN ARTIFICIAL INTELLIGENCE* 814, A. Bundy (Ed.), pp. 758-763.

An Improved Algorithm for the Evaluation of Fixpoint Expressions, with D. Long, A. Browne, S. Jha, and W. Marrero, Conference on Computer-Aided Verification, Stanford, CA, June 21-23, 1994. *SPRINGER LECTURE NOTES IN COMPUTER SCIENCE* 818, D. Dill (Ed.), pp. 338-351.

Another Look at LTL Model Checking, with O. Grumberg and K. Hamaguchi, Conference on Computer-Aided Verification, Stanford, CA, June 21-23, 1994. *SPRINGER LECTURE NOTES IN COMPUTER SCIENCE* 818, D. Dill (Ed.), pp. 415-428.

Fast Spectrum Computation for Logic Functions using Binary Decision Diagrams, with M. Fujita, J. Yang, X. Zhao, P. McGeer, Proceedings of ISCAS 94, May, 1994.

Efficient Verification of Parallel Real-Time Systems, with T. Yoneda, A. Shibayama, H. Schlingloff, Conference on Computer-Aided Verification, Heraklion, Crete, Greece, June 28-July 1, 1993. *SPRINGER LECTURE NOTES IN COMPUTER SCIENCE* 697, C. Courcoubetis (Ed.), pp. 321-332.

Real-Time Symbolic Model Checking for Discrete Time Models, with S. Campos, First AMAST International Workshop in Real-Time Systems, Iowa City, IA, November 1-3, 1993.

Exploiting Symmetry in Temporal Logic Model Checking, with T. Filkorn and S. Jha, Conference on Computer-Aided Verification, Heraklion, Crete, Greece, June 28-July 1, 1993. *SPRINGER LECTURE NOTES IN COMPUTER SCIENCE* 697, C. Courcoubetis (Ed.), pp. 450-463.

Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping, with K.L. McMillan, X. Zhao, M. Fujita, and J. Yang, 30th ACM/IEEE Design Automation Conference, Dallas, TX, June 14-18, 1993.

Verification of the Futurebus+ Cache Coherence Protocol, with O. Grumberg, H. Hiraishi, S. Jha, D.E. Long, K.L. McMillan, L.A. Ness, CHDL '93: The IFIP Conference on Hardware Description Languages and their Applications, Ottawa, Canada, April 26-28, 1993.

Model Checking and Abstraction, with Orna Grumberg and David E. Long, The 19th ACM Symposium on Principles of Programming Languages, Albuquerque, NM, January 1992.

Parallel Symbolic Computation on Shared Memory Multiprocessor, with Shinji Kimura, David E. Long, Spiro Michaylov, Stephan A. Schwab and Jean-Philippe Vidal, International Symposium on Shared Memory Multiprocessors, Tokyo, Japan, April 1991.

8/15/08

Representing Circuits More Efficiently in Symbolic Model Checking, with Jerry R. Burch and David E. Long, 28th Design Automation Conference, San Francisco, CA, June 1991.

Symbolic Model Checking with Partitioned Transition Relations, with Jerry R. Burch and David E. Long, VLSI 91, Edinburgh, Scotland, August 1991 ("Winner of the Sidney Michaelson Best Paper Award").

A Unified Approach for Showing Language Containment And Equivalence between Various Types of Automata, with Ioana A. Draghicescu and Robert P. Kurshan, Fifteenth Colloquium on Trees in Algebra and Programming, Copenhagen, Denmark, May 1990 (Springer LNCS 431).

Symbolic Model Checking: 10^{20} States and Beyond, with Jerry R. Burch, Kenneth L. McMillan, David L. Dill and L.J. Hwang, Program Committee, 1990 Conference on Logic in Computer Science (LICS), University of Pennsylvania, Philadelphia, PA, June 1990.

Sequential Circuit Verification Using Symbolic Model Checking, with Jerry R. Burch, Kenneth L. McMillan, and David Long, 27th Design Automation Conference, Orlando, FL, June 1990.

A Parallel Algorithm for Constructing Binary Decision Diagrams, with Shinji Kimura, IEEE International Conference on Computer Design, October 1990.

A Synthesis of Two Approaches for Verifying Finite State Concurrent Systems, with O. Grumberg and R. P. Kurshan, Logic at BOTIC '89: Seminar on Logical Foundations of Computer Science, Pereslavl-Zalessky, USSR, July 2-9, 1989. *SPRINGER LECTURE NOTES IN COMPUTER SCIENCE* 363, A.R. Meyer and M.A. Taitslin (Eds.), pp. 81-90.

A Language for Compositional Specification and Verification of Finite State Hardware Controllers, with D.E. Long, K.L. McMillan, Ninth International Symposium on Computer Hardware Description Languages and their Applications, Washington, DC, June 19-21, 1989.

Parthenon: A Parallel Theorem Prover for Non-horn Clauses, with S. Bose, D.E. Long, and S. Michaylov, The Fourth IEEE Symposium on Logic in Computer Science, Asilomar, CA, June 5-8, 1989.

Compositional Model Checking, with D.E. Long and K.L. McMillan, The Fourth IEEE Symposium on Logic in Computer Science, Asilomar, CA, June 5-8, 1989.

Avoiding the State Explosion Problem in Temporal Logic Model Checking Algorithms, with O. Grumberg, 1987 ACM Symposium on Principles of Distributed Computing, Vancouver, Canada.

Characterizing Kripke Structures in Temporal Logic, with M.C. Browne and O. Grumberg, 1987 TAPSOFT Conference, Pisa, Italy.

Reasoning about Networks with Many Identical Processes, with M. Browne and O. Grumberg, 1986 ACM Symposium on Principles of Distributed Computing, Calgary, Canada.

8/15/08

Escher-A Geometrical Layout System for Recursively Defined Circuits, with Y. Feng, 23rd ACM/IEEE Design Automation Conference, Las Vegas, NV, June 29-July 2, 1986.

Checking the Correctness of Sequential Circuits, with M.C. Browne and D. Dill, 1985 IEEE International Conference on Computer Design: VLSI in Computers, Rye Towne Hilton, Rye Brook, NY., Rye Brook, NY, October 7-10 1985, pp. 545-548.

Compiling Path Expressions into VLSI Circuits, with T.S. Anantharaman, M.J. Foster, and B. Mishra, Twelfth Annual ACM Symposium on Principles of Programming Languages, New Orleans, LA, January 14-16, 1985.

Automatic Verification of Asynchronous Circuits Using Temporal Logic, with D. Dill, IFIP WG 10.2/10.5 Workshop on Hardware Design Verification, Technical University of Darmstadt, Fed. Rep. of Germany, November 26-27, 1984. Also, Proceedings of the 1985 Chapel Hill Conference on VLSI, May 15-17, 1985, University of North Carolina at Chapel Hill, NC.

Automatic Verification of Sequential Circuits using Temporal Logic, with M. Browne, D. Dill, and B. Mishra, 7th International Conference on COMPUTER HARDWARE DESCRIPTION LANGUAGES, Tokyo, Japan, August 29-31, 1985: Edited by C.J. Koomen and T. Moto-oka.

Automatic Verification of Finite State Concurrent Systems Using Temporal Logic Specifications: A Practical Approach, with E. A. Emerson and A.P. Sistla, Tenth ACM Symposium on Principles of Programming Languages, Austin, TX, January 24-26, 1983.

A Methodology for Verifying Request Processing Protocols, with C.N. Nikolaou, N. Francez, and S. Schuman, ACM SIGCOMM 83 Symposium on Communications, Architecture, and Protocols, Austin, TX, March 8-9, 1983.

The Complexity of Propositional Linear Temporal Logic, with A.P. Sistla, Proceedings of the Fourteenth Annual ACM Symposium on Theory of Computing, San Francisco, CA, May 5-7, 1982.

Can Message Buffers be Characterized in Linear Temporal Logic?, with A.P. Sistla, N. Francez, and Y. Gurerich, ACM Sigact-Sigops Symposium on Principles of Distributed Computing, Ottawa, Canada, August 18-20, 1982.

On Effective Axiomatizations of Hoare Logics, with S.M. German and J.Y. Halpern, Ninth Annual Symposium on Principles of Programming Languages.

Programming Distributed Applications in ADA: A First Approach, with S.A. Schuman and C.N. Nikolaou, Tenth Annual International Conference on Parallel Programming, Bellaire, MI, August 25, 1981.

8/15/08

Reconfiguration Strategies for Reliable Shared Memory Multiprocessor Systems, with C.N. Nikolaou, 11th International Symposium on Fault-Tolerant Computing, Portland, ME, June 25, 1981.

Fast Maintenance of Semantic Integrity Assertions Using Redundant Aggregate Data, with P.A. Bernstein and B.T. Blaustein, Sixth International Conference on Very Large Data Bases, Montreal, Canada, October 1980.

Characterizing Correctness Properties of Parallel Programs Using Fixpoints, with A. Emerson, ICALP80, Noordwijkerhout, The Netherlands, July 1980. In SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 85), Springer-Verlag, pp. 169-181.

Approximate Algorithms for Optimization of Busy Waiting in Parallel Programs, with L. Liu, 20th FOCS, San Juan, PR, October 1979.

Synthesis of Resource Invariants, Proceedings of the Sixth ACM Symposium on Principles of Programming Languages, San Antonio, TX, January 29-31, 1979.

Program Invariants as Fixed Points, Proceedings of the 18th Annual Symposium on Foundations of Computer Science, Providence, RI, October 31-November 2, 1977.

Programming language constructs for which it is impossible to obtain Good Hoare-like axioms, Proceedings of the Fourth ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, Los Angeles, CA, January 17-19, 1977.

Invited Journal Articles:

Formal Methods: State of the Art and Future Directions, with J. M. Wing, *ACM COMPUTING SURVEYS*, December 1996, available as CMU-CS-96-178.

Automatic Verification of Sequential Circuit Designs, with Jerry R. Burch, Orna Grumberg, David E. Long, and Kenneth L. McMillan, *PHIL.TRANS. R. SOC. LOND. A*, 339, 1992, pp. 105-109.

A Language for Compositional Specification and Verification of Finite State Hardware Controllers, with David E. Long and Kenneth L. McMillan, *PROCEEDINGS OF THE IEEE*, Vol. 79, No. 9, September 1991.

Research On Automatic Verification of Finite-State Concurrent Systems, with O. Grumberg, *ANNUAL REVIEWS OF COMPUTER SCIENCE* 1987, No. 2, pp. 269-90.

Introduction to Special issue on Distributed Computing Issues in Hardware Design, *DISTRIBUTED COMPUTING*, Vol. 1, No. 4, 1986.

8/15/08

The Characterization Problem for Hoare Logics, PHIL.TRANS. R. SOC. LOND. A 312, 1984, pp. 423-440.

Invited Conference Articles:

Model Checking: Historical Perspective and Example, with S. Berezin, Proceedings of Analytic Tableaux and Related Methods (TABLEAU '98) Oisterwijk near Tilburg, The Netherlands, May 4-7, 1998. no. 1397, pp. 18-24.

Model Checking, with O. Grumberg and D. Long, Proceedings of the International Summer School on Deductive Program Design', Marktoberdorf, Germany, July 26-August 7, 1994, SPRINGER-VERLAG NATO ASI, 1996, Series F, Vol. 152.

Verification Tools for Finite-State Concurrent Systems, (REX '93) School/ Workshop: 'A Decade of Concurrency', Noordwijkerhout, The Netherlands, June 1-4, 1993, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 684, 1994, pp. 124-175.

The Model Checking Problem for Concurrent Systems with Similar Processes, with O. Grumberg, Colloquium on Temporal Logic and Specification, Altrincham, Cheshire, Sponsored by Alvey/SERC, April, 1987, In Temporal Logic in Specification, B. Banieqbal, H. Barringer, A. Pnueli (Eds.), SPRINGER LECTURE NOTES IN COMPUTER SCIENCE, No. 398, pp. 188-202.

Expressibility Results for Linear-time and Branching-time Logics, with A. I. Draghicescu, REX workshop on Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency, Noordwijkerhout, The Netherlands, May 30-June 3, 1988, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE, No. 354, pp. 428-438.

The Design and Verification of Finite State Hardware Controllers, with S. Bose, M.C. Browne, and O. Grumberg, 1987 International Symposium on VLSI Technology, systems and applications, pp. 53-61, Taipei, Taiwan, May 1987.

The Design and Verification of Finite State Hardware Controllers, with S. Bose, M. Browne, and O. Grumberg, 1986/1987 RESEARCH REVIEW, Carnegie Mellon, Computer Science Department, pp. 53-61.

Automatic Verification of Asynchronous Circuits, with B. Mishra, Logics of Programs 1983, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 164, Springer Verlag, 1984.

Reasoning About Procedures as Parameters, with Steven M. German and Joseph Y. Halpern, Logics of Programs 1983, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 164, Springer Verlag 1984.

8/15/08

Design and Synthesis of Synchronization Skeletons Using Branching Time Temporal Logic, with E.A. Emerson, Logics of Programs 1981, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 131), Springer-Verlag, 1982.

Technical Reports, Unpublished Manuscripts, and Papers appearing in Unrefereed Conferences and Workshops:

Computer Aided Verification Conference – University of Edinburgh, Scotland, July-2005.

Design Automation Conference – Anaheim, CA, June, 2005.

VeriAgent: an Approach to Integrating UML and Formal Verification Tools, with Edjard Mota, Alex Groce, Waleska Oliveira, Marcia Falcão, Jorge Kanda: Electr. Notes Theor. Comput. Sci. 95: 111-129 (2004).

Symbolic Model Checking of Software, with Flavio Lerda, Nishant Sinha, Michael Theobald: SoftMC 2003: ENTCS 89(3).

Automated compositional abstraction refinement for concurrent C programs: A two-level approach, with Sagar Chaki, Joel Ouaknine, Karen Yorav: Proceedings of SoftMC 2003, ENTCS 89(3).

Using SAT based Image Computation for Reachability Analysis, with Pankaj Chauhan, Daniel Kroening, 2003.

Verifying Fault Tolerant Real-Time Buses, Workshop on Embedded Computing, Atlanta, Georgia, Nov. 15-16 2001.

EPSL: Executable Protocol Specification language (Short paper), with D. Wang, Y. Lu, H. Veith, Symposium on Logics in Computer Science (LICS 2000) Santa Barbara, CA., 26-29 June 2000.

Counterexample-Guided Abstraction Refinement, with O. Grumber, S. Jha, Y. Lu, H. Veith, Carnegie Mellon University, Computer Science Department, Technical Report, CMU-CS-00-103, 2000.

Word Level Symbolic Model Checking A New Approach for Verifying Arithmetic Circuits, with X. Zhao, Carnegie Mellon University, Computer Science Department, Technical Report, CMU-CS-95-161, 1995.

Applications of Multi-Terminal Binary Decision Diagrams, with M. Fujita and X. Zhao, Carnegie Mellon University, Computer Science Department, Technical Report, CMU-CS-95-160, 1995.

8/15/08

Multi-Terminal Binary Decision Diagrams: An Efficient Data Structure for Matrix Representation, with M. Fujita, P. McGeer, J. Yang, and X. Zhao, IWLS '93 International Workshop on Logic Synthesis, Tahoe City, CA, May 23-26, 1993.

Analytica-An Experiment in Combining Theorem Proving and Symbolic Computation, with X. Zhao, Carnegie Mellon University, Computer Science Department, Technical Report, CMU-CS-92-147, October 1992.

Parthenon: A Parallel Theorem Prover for Non-horn Clauses, with P.E. Allen, S. Bose, and S. Michaylov, System Abstracts, Ninth International Conference on Automated Deduction, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 310, pp. 764-5.

Research Directions in Programming Language Semantics and Formal Program Verification, Harvard University, Center for Research in Computing Technology, Technical Report, TR-22-81, September 1981.

ADAPT: ADA Distributed Application Prototyping Technique, with J. Sattley, K. Sattley, S. Schaffner, and S. Schuman, ACM SIGSOFT Software Engineering Symposium: Rapid Prototyping, Columbia, MD, April 19-21, 1982.

Programming Distributed Applications in ADA: A First Approach, with S.A. Schuman and C.N. Nikolaou, Massachusetts Computer Associates Report CADD-8103-3102, March 31, 1981.

Optimization of Busy Waiting in Conditional Critical Regions, with L. Liu, 13th Hawaii International Conference on System Sciences, Honolulu, HI, January 1980.

The Impact of Multiprocessor Technology on High Level Language Design, with A. Evans, R. Morgan, and E. Roberts, BBN Report 4188, September 1979.

A Summary of Research on Program Derivation, Duke University, Department of Computer Science, Technical Report, CS-1978-9, October 1978.

Concurrent Programs are Easier to Verify Than Sequential Programs. Duke University, Department of Computer Science, Technical Report, CS-1978-6, July 1978. (Also presented at the NSF-SBMS Conference on Logic of Computer Programming, held at Rensselaer Polytechnic Institute, Troy, NY, June, 1978.).

Proving Coroutines Without History Variables, Proceedings of the 16th Annual Southeast Regional ACM Conference held in Atlanta, GA, April 13-15, 1978.

Hoare-axioms and the Semantics of Control Structures, Duke University, Department of Computer Science, Technical Report, CS-1977-10, November 1977.

Pathological Interaction of Programming Language Features, Duke University, Department of Computer Science, Technical Report CS-1976-15, October 1976. (Also presented at the North

8/15/08

Carolina Workshop on Control structures held at North Carolina State University, March 17-18, 1977.)

Books and Edited Volumes:

Model Checking, with Orna Grumberg and Doron Peled, MIT Press, 2000. Editor with R. P. Kurshan, Proceedings of the Second Workshop on Computer-Aided Verification, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 531, Springer-Verlag, 1991.

Editor with Dexter Kozen, Proceedings of the 1983 Workshop on Logics of Programs, SPRINGER LECTURE NOTES IN COMPUTER SCIENCE 164, Springer-Verlag, 1984.

Contributions to Edited Volumes:

Temporal Logic Model Checking, with Ansgar Fehnker, Sumit Kumar Jha, Helmut Veith: Handbook of Networked and Embedded Control Systems 2005: 539-558.

Advances in Computing Counterexample-Guided Abstraction/Refinement, with Ofer Strichman, Editors, 2003.

Highly Dependable Software, with Armin Biere, Alessandro Cimatti, Ofer Strichman and Yunshan Zhu, 2003 Academic Press pp 118-146.

Progress on the State Explosion Problem in Model Checking, with O. Grumberg, S. Jha, Y. Lu, and H. Veith, Informatics - 10 Years Back, 10 Years Ahead, LNCS 2000, Springer Verlag, pp. 176-194

Representations of Discrete Functions, with Masahiro Fujita and Xudong Zhao, Edited by Tsutomu Sasao and Masahiro Fujita, Kluwer Academic Publishers, 1996, pp. 93-108.

Real-Time Symbolic Model Checking for Discrete Time Models, with S. Campos, AMAST Series in Computing Theories and Experiences for Real-Time System Development, Edited by T. Rus and C. Rattray, World Scientific Publishing Company, 1995.

Parallel Symbolic Computation on Shared Memory Multiprocessor, with Shinji Kimura, David E. Long, Spiro Michaylov, Stephan A. Schwab and Jean-Philippe Vidal, Proceedings of the First International Conference on Shared Memory Multiprocessors, edited by Norihisa Suzuki, MIT Press, 1992, pp. 53-81.

Automatic Verification of Sequential Circuits Using Temporal Logic, with M.C. Browne, D.L. Dill, and B. Mishra, In Formal Verification of Hardware Designs, Edited by Michael Yoeli, IEEE Computer Society Press Tutorial, pp. 166-175, 1991 (Reprint of 1986 paper from IEEE TRANSACTIONS ON COMPUTERS).

8/15/08

Automatic Verification of Asynchronous Circuits Using Temporal Logic, with D.L. Dill, In Formal Verification of Hardware Designs, edited by Michael Yoeli, IEEE Computer Society Press Tutorial, pp. 176-182, 1991 (Reprint of 1986 paper from IEEE PROCEEDINGS).

Sequential Circuit Verification Using Symbolic Model Checking, with Jerry R. Burch, Kenneth L. McMillan, and David L. Dill, Frontiers in Formal Methods Applied to Hardware Design, published by Springer Verlag, 1990, pp. 46-51.

A Language for Compositional Specification and Verification of Finite State Hardware Controllers, with D.E. Long and K.L. McMillan, in Formal Verification of Hardware Designs, edited by Michael Yoeli, IEEE Computer Society Press Tutorial, pp. 183-194, 1991 (Reprint of 1989 paper from Ninth International Symposium on Computer Hardware Description Languages and their Applications).

A Critical Evaluation of ADA for Multiprocessor Systems, with A. Evans, R. Morgan, and E. Roberts, CONCURRENT PROGRAMMING, Edited by Narain Gehani and Andrew D. McGettrick, International Computer Science Series, Addison-Wesley, pp. 436-475, (Reprint of 1981 paper from SOFTWARE: PRACTICE AND EXPERIENCE).

SML--A High Level Language for the Design and Verification of Finite State Machines, with M.C. Browne, in FROM HDL DESCRIPTIONS TO GUARANTEED CORRECT CIRCUIT DESIGNS, edited by D. Borrione, North Holland, 1987.

Compiling Path Expressions into VLSI Circuits, with T.S. Anantharaman, M.J. Foster, and B. Mishra, in CURRENT ADVANCES IN DISTRIBUTED COMPUTING AND COMMUNICATIONS, Edited by Yechiam Yemini, Computer Science Press, 1987 (Reprint of 1986 paper from DISTRIBUTED COMPUTING).

Automatic Circuit Verification Using Temporal Logic: Two New Examples, with M.C. Browne and D.L. Dill, FORMAL ASPECTS OF VLSI DESIGN, Edited by G.J. Milne and P.A. Subrahmanyam, Elsevier Science Publishers, North Holland, 1986.

Using Temporal Logic for the Automatic Verification of Finite State Systems, with M. Browne, A. Emerson, and P. Sistla, in LOGIC AND MODELS FOR CONCURRENT SYSTEMS, Edited by Krzysztof R. Apt, Springer-Verlag, 1985.

The Characterization Problem for Hoare Logics, in MATHEMATICAL LOGIC AND PROGRAMMING LANGUAGES, C.A.R. Hoare and J.C. Shepherdson, Eds., Prentice-Hall International Series in Computer Science 1984, reprinted from PHIL.TRANS. R. SOC. LOND. A 312, 1984, pp. 423-440.

END