


# Towards a More Principled Compiler: Progressive Backend Compiler Optimization

David Koes

8/28/2006

Carnegie Mellon  
School of Computer Science

## Performance Gains Due to Compiler (gcc)




1

2.8Ghz Pentium 4, 1GB RAM, OS ...


Carnegie Mellon  
School of Computer Science

## The Future of Compiler Optimization



2

Carnegie Mellon  
School of Computer Science




---

---

---

---

---

---

---

---

### A Principled Compiler

Dictionary Thesaurus

Q: principled

**prin•ci•pled** |ˈprɪnsəpəld|

adjective

1 (of a person or their behavior) acting in accordance with morality and showing recognition of right and wrong : *a principled politician*.

2 (of a system or method) based on a given set of rules : *a coherent and principled approach*.

A compiler that

- knows right from wrong  
(less optimal from more optimal)
- follows a rigorous procedure to get the desired output

4

---

---

---


---

---

---

---

---




---

---

---

---


---

---

---

---

## Ideal Compiler




- each phase locally optimal
- makes full use of machine description
- tight integration between phases

Absolutely **no** idea how to do this or if it's even *possible*

6

## Towards a More Principled Compiler



- each phase locally optimal
- makes full use of machine description
- tight integration between phases

7

## Outline

- I. Motivation
- II. Related Work
- III. Completed Work
- IV. Proposed Work
- V. Contributions & Timeline

8

RELATED WORK

# Register Allocation Problem

unbounded number of  
spill code optimization  
 $v = 1$   
rematerialization  
 $u = v$   
 $t = u + x$   
memory operands  
print(t);  
print(u);  
...

limited number of  
processor registers +  
slow memory  
register preferences  
live range splitting

register allocator

9

---

---

---

---

---

---

---

---

RELATED WORK

# Register Allocation Previous Work

Method	Expressive	Fast	Optimal
Linear Scan	✗	✓✓	✗
Graph Coloring	✗	✓	✗
Integer Linear Programming	✓	✗	✓
Partitioned Boolean Quadratic Programming	✓	✓/✗	✗/✓

10

---

---

---

---

---

---

---

---

RELATED WORK

# Instruction Selection Problem

IR  
 $+$   
 $+$   
 $1$   $y$   $x$   $MEM$   
IR Representation  
minimum cost tiling  
?

Assem  
 $+$   
 $+$   
 $1$   $y$   $x$   $MEM$   
instruction selector  
movl (p),t1  
leal (x,t1),t2  
leal 1(y),t3  
leal (t2,t3),r

11

---

---

---

---

---

---

---

---

RELATED WORK

### Instruction Selection Previous Work

Method	DAG Tiling	Register Allocation Aware	Fast	Optimal
Dynamic Programming	✗	✗	✓	✓
Binade Covering	✓	✗	✗	✓
Peephole Based Instruction Selection	✓	✗	✓	✗
AVIV Code Generator	✓	✓	✗	✗
Exhaustive Search	✗	✓	✗	✓

12 Carnegie Mellon School of Computer Science

---

---

---

---

---

---

---

---

### Outline

- I. Motivation
- II. Related Work
- III. Completed Work
- IV. Proposed Work
- V. Contributions & Timeline

13 Carnegie Mellon School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

### A More Principled Register Allocator

```

graph BT
    MD[machine description] --> RA[reg alloc]
            
```

- fully utilize machine description
  - *explicit* and *expressive* model of costs of allocation for given architecture
- optimal solutions

14 Carnegie Mellon School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Multi-commodity Network Flow: An Expressive Model

Given network (directed graph) with

- cost and capacity on each edge
- sources & sinks for multiple commodities

Find lowest cost flow of commodities

NP-complete for integer flows

Example:  
edges have unit capacity

15

Carver's Mellon  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Register Allocation as a MCNF

Variables → Commodities

Variable Definition → Source

Variable Last Use → Sink

Nodes → Allocation Classes (Reg/Mem/Const)

Registers Limits → Node Capacities

Spill Costs → Edge Costs

Allocation → Flow

16

Carver's Mellon  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Example

**Source Code**

```
int example(int a, int b)
{
    int d = 1;
    int c = a - b;
    return c+d;
}
```

**Pre-alloc Assembly**

```
MOVE 1 -> d
SUB a,b -> c
ADD c,d -> c
MOVE c -> r0
```

17

Carver's Mellon  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Control Flow

MCNF can only represent straight-line code

- need to link together networks from basic blocks

*Extend MCNF model with merge and split nodes to implement boundary constraints.*

*details in proposal document...*

*along with modeling persistence of values in memory*

18

Carver Meek  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## A Better Register Allocator

- fully utilize machine description
  - *explicit* and *expressive* model of costs of allocation for given architecture: **Global MCNF**
- locally optimal
  - NP-hard, so use *progressive* solution technique

19

Carver Meek  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## A Better Register Allocator

- fully utilize machine description
  - *explicit* and *expressive* model of costs of allocation for given architecture: **Global MCNF**
- locally optimal
  - NP-hard, so use *progressive* solution technique

20

Carver Meek  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Progressive Solution Technique

Quickly find a good allocation

Then progressively find better allocations

- until optimal allocation found
- or time limit is reached

Technique:  
Lagrangian relaxation  
directed allocators

21

Carver Mehlhorn  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Lagrangian Relaxation: Intuition

Relaxes the hard constraints

- only have to solve single commodity flow

Combines easy subproblems using a Lagrangian multiplier (price)

- an additional price on each edge
- a price on each split/merge node

Example:  
edges have unit capacity

with **price**, solution to single commodity flow can be solution to multicommodity flow

22

Carver Mehlhorn  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Solution Procedure

Compute prices with iterative subgradient optimization

- guaranteed converge to optimal prices
- optimal for linear relaxation

At each iteration, construct a feasible integer solution using current prices

- iterative allocator *in document*
- simultaneous allocator
- trace-based simultaneous allocator

23

Carver Mehlhorn  
School of Computer Science

---

---

---

---

---

---

---

---



COMPLETED WORK

## Simultaneous Allocator

Current cost:  
-2

Edges to/from memory cost 3

MOVE 1 -> d

SUB a, b -> c

24

Garnett Melton  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Trace-Based Allocation

Decompose function into traces of basic blocks

- run simultaneous allocator on each trace
- control flow internal to trace presents difficulty  
*addressed in proposal document*

25

Garnett Melton  
School of Computer Science

---

---

---

---

---

---

---

---

COMPLETED WORK

## Evaluation

Implemented in gcc 3.4.4 targeting x86

Optimize for code size

- perfect static evaluation
- important metric in its own right

MediaBench, MiBench, Spec95, Spec2000

- over 10,000 functions

26

Garnett Melton  
School of Computer Science

---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---

---

---


---

---

---

---

---




---

---

---

---

---

---

---

---

---

---

COMPLETED WORK

## A Better Register Allocator

reg alloc

machine description

- fully utilize machine description
  - *explicit* and *expressive* model of costs of allocation for given architecture: **Global MCNF**
- locally optimal
  - approach optimality using *progressive* solution technique: **Lagrangian directed allocators**

32 Carnegie Mellon School of Computer Science

---

---

---

---

---

---

---

---

---

---

## Outline

- I. Motivation
- II. Related Work
- III. Completed Work
- IV. Proposed Work
- V. Contributions & Timeline

33

Carnegie Mellon  
School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

## A Better Better Register Allocator

### Solver Improvements

- Improve initial solution
- Improve quality as prices converge
- Hope to prove approximation bounds

### Model Improvements

- Improve accuracy of model
- Model simplification
- Represent uniform register sets efficiently

34

Carnegie Mellon  
School of Computer Science

---

---

---

---

---

---


---

---

PROPOSED WORK

## Model Simplification

Summarize overly expressive sections of the model



35

Carnegie Mellon  
School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

# Instruction Selection Interaction

36

Carver Meulen School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

# Register Allocation Aware Instruction SElection (RA<sup>2</sup>ISE)

Instruction selection not finalized until register allocation

IR tiled with Register Allocation Aware Tiles (RAATs)

A RAAT represents several instruction sequences

- different costs
- a sequence for every possible register allocation

37

Carver Meulen School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

# RA<sup>2</sup>ISE

38

Carver Meulen School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

## Implementing RA<sup>2</sup>ISE

Add side-constraints to Global MCNF model

- implement *inter-variable* preferences and constraints
  - “if  $x$  allocated to  $r_1$  and  $y$  allocated to  $r_2$ , then save three bytes”
  - “ $x$  and  $y$  must be allocated to the same register”

Implement x86 RAATs

- RAAT tables created manually
- GMCNF RAAT representation automatically generated from RAAT table with minimum use of side constraints

Algorithms for tiling RAATs

- leverage existing algorithms
- exploit feedback between passes

39

Garnett Melton

School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

## Tiling RAATs

40

Garnett Melton

School of Computer Science

---

---

---

---

---

---

---

---

PROPOSED WORK

## Evaluation

Implement in production quality compiler (gcc)

Evaluate code size and simple code speed metric

Evaluate on three different architectures

- x86 (8 registers)
- 68k/ColdFire (16 registers)
- PPC (32 registers)

41

Garnett Melton

School of Computer Science

---

---

---

---

---

---

---

---

## Outline

- I. Motivation
- II. Related Work
- III. Completed Work
- IV. Proposed Work
- V. Contributions & Timeline

42

---

---

---

---

---

---

---

---

## Contributions

### RA<sup>2</sup>ISE

- register allocation aware tiles (RAATs) explicitly encode effect of register allocation on instruction sequence
- algorithms for tiling RAATs
- **expressive model** of register allocation that operates on RAATs and explicitly represents all important components of register allocation
- **progressive solver** for this model that can quickly find decent solution and approaches optimality as more time is allowed for compilation

Comprehensive evaluation of RA<sup>2</sup>ISE

43

---

---

---

---

---

---

---

---

## Thesis Statement

*RA<sup>2</sup>ISE is a principled and effective system for performing instruction selection and register allocation.*

44

---

---

---

---


---

---

---

---

## One Step Towards a More Principled Compiler



45


Carver Meek  
School of Computer Science

## Timeline

<b>Fall 2006</b>	add simple speed metric option to model begin model simplification work improve model accuracy and solver performance	
<b>Winter 2006</b>	finish model simplification work add side-constraints to model implement existing gcc tiles as RAATs improve model accuracy and solver performance	
<b>Spring 2007</b>	finish implementation of side-constraints and gcc RAATs begin work on RA <sup>2</sup> ISE infrastructure create gcc-independent set of RAATs for x86 improve model accuracy and solver performance	
<b>Summer 2007</b>	finish work on RA <sup>2</sup> ISE investigate and develop tiling algorithms improve model accuracy and solver performance	
<b>Fall 2007</b>	add 68k/ColdFire and PowerPC targets investigate uniform register set simplifications improve model accuracy and solver performance	
<b>Winter 2007</b>	begin writing thesis work on improving compile time performance	
<b>Spring 2008</b>	finish writing thesis	

46

Carver Meek  
School of Computer Science



Andrew Richard Koes

47

Carver Meek  
School of Computer Science



## Questions?



48

Carmegie Mellon  
School of Computer Science

---

---

---

---

---

---

---