  The <a href="http://www.cs.washington.edu/research/projects/lis/chaos/www/chip.html"> Chaos Router Chip </a> is an implementation of the chaos routing algorithm in hardware.  It  has been built and tested in 1.2 micron CMOS, and redesigned in a 0.8 micron process for  better performance.  <h3>
