# PowerPC 74xx Architecture 32-Bit Addressing Modes

Porting Plan 9 to the PowerPC 74xx Architecture

Adam Wolbach awolbach@andrew.cmu.edu 15-412 Operating Systems Practicum



#### **Abbreviations**

#### **Memory**

EA Effective Address (32-bit)
VA Virtual Address (52-bit)
RA Real Address (32-bit)

MSR Machine State Register

SDR1 Storage Description Register 1

#### **Base Mathematics**

0xFFFF FFFF in Base 16/Hexadecimal

0b1111 1111 in Base 2/Binary

#### **Arithmetic**

X || Y Concatenate X with Y

X & Y X (bitwise AND) Y

X | Y X (bitwise OR) Y


X ^ Y X (bitwise eXclusive OR) Y

~X bitwise NOT X (complement)

YX Repeat bit X, Y times (e.g.,  $^{3}0 = 000$ )



### Register Abbreviations



 $ABC_{XX}$ 

Denotes XX bit of register ABC




#### Addressing Overview

- Three primary mechanisms
  - □ Real Addressing Mode
  - □ Block Address Translation (BAT)
  - □ Segmented Address Translation (SAT)
    - Ordinary Segment Translation
    - Direct-Store Segment Translation
- MSR<sub>IR</sub> value controls instruction fetches
- MSR<sub>DR</sub> value controls data accesses



# Machine State Register (32-Bit)



#### Controls many important system flags

- EE[16]: External Enable (Interrupts)
  - If set, external interruption allowed (e.g. Keyboard, "Timer")
- PR[17]: Problem State (User Mode)
  - If set, processor can only execute non-privileged instructions
- IR[26]/DR[27]: Instruction Relocate/Data Relocate
  - If set, Instruction/Data address translation mechanisms on
- RI[28]: Recoverable Interrupt
  - If set, a resume to regular execution possible



#### Real Addressing Mode

- EA == RA to the processor
  - □ Bypasses all storage protection checks/translation
- MSR<sub>IR</sub> = 0 results in real addressing mode for instruction fetches (only type of access)
- MSR<sub>DR</sub> = 0 results in real addressing mode for any data accesses, read or write
- MSR<sub>IR</sub> and MSR<sub>DR</sub> can exist in any combination of settings




#### **Block Address Translation**

- Method of directly mapping large virtual address spaces to contiguous real memory addresses
  - $\square$  Length must be a power of 2, from  $2^{17}$  to  $2^{28}$ 
    - Controlled by a mask field in the upper register
    - Block Length = 2<sup>17 + (# of bits in mask set)</sup>
  - ☐ Alignment must occur on a multiple of its length
- Defined by 8 CPU special-purpose register pairs
  - ☐ 4 IBAT (Instruction), 4 DBAT (Data)
  - □ Each pair consists of upper and lower register
- Enabled if MSR<sub>IR</sub> and/or MSR<sub>DR</sub> = 1
- Great for memory-mapping
  - □ Display buffer, kernel memory, etc.



## **BAT Register Pair**



8




#### **BAT Register Validation**

- BAT register valid if these conditions hold:
  - $\square$  MSR<sub>IR</sub> | MSR<sub>DR</sub> = 1
  - $\square$  (V<sub>s</sub> & ~MSR<sub>PR</sub>) | (V<sub>p</sub> & MSR<sub>PR</sub>) = 1
  - □ Cannot overlap any other register's EA range
    - Unless they cannot be valid at the same time, as per the relation above
    - Translation effects undefined, and probably horrendous, if conflicting memory state exists
- Page Fault Interrupt on PP R/W permissions fail



#### **BAT Translation Method**

32-bit EA



 $^{30}$  || (EA<sub>4:14</sub> & BL)

32-bit RA



#### **BAT Lookup**

- Registers not indexed by bits, but rather searched sequentially by access type
- Address match (EA covered by BAT) if:
  - $\Box EA_{0:3} \parallel (EA_{4:14} \& \sim BL) = BEPI$ 
    - 15 bits [0-14] needed at most to determine block starting address because minimum BAT size is 2<sup>17</sup>
    - 4 highest order bits not needed in masking because blocks cannot be this large
- BRPN then OR'd with [ 30 || (EA<sub>4:14</sub> & BL) ] to get remaining page bits from EA
- Offset (EA<sub>15:31</sub>) added, untouched



# Example – Data Access



## Segmented Address Translation

- Storage divided into 256 MB (2<sup>28</sup>)
   segments, of ordinary or direct-store type
  - □ Ordinary segments controlled by setting of relocate bits MSR<sub>IR</sub> and MSR<sub>DR</sub>
    - Used as storage protection
  - □ Direct-store segments used for access to I/O
    - EA sent to device with key check modification
    - MSR<sub>DR</sub> must be set
- Segments defined by 16 register "table"



# Segment Register (Ordinary)

Т	Ks	$K_p$	///		VSID	
0	1	2		8	3.	

T = 0, Direct Store off

K<sub>s</sub> Supervisor state storage key

(allows supervisor access)

K<sub>p</sub> Problem state storage key

(allows user access)

VSID Virtual Segment ID (24-bit)



### Segment Register (Direct-Store)

Т	K <sub>s</sub>	$K_p$	BUID		controller specific	
0	1	2	3	12		31

T = 1, Direct Store on

K<sub>s</sub> Supervisor state storage key


K<sub>D</sub> Problem state storage key

BUID Bus Unit ID

cs Device dependent data for I/O



### Segment EA to RA Translation





#### Hashed Page Table

- Variable-sized data structure that hashes between virtual page numbers and real page numbers
  - □ Must be aligned on its  $2^n$  size, where  $16 \le n \le 25$
- Contains 2<sup>n-6</sup> 64-byte Page Table Entry Groups
  - □ Each PTEG has 8 PTE entries, each 8 bytes long
  - □ Important to balance: Size of PT and Page Fault Rate
- Exists in main memory
  - □ RA and size defined by Storage Description Register 1
  - □ n, and thus the number of PTEG's, controlled by OS
- Architecture neutral as to # of PT's allowed



#### Storage Description Register 1 (32-Bit)

HTABORG /// HTABMASK

HTABORG[0-15]

Real Address of Page Table

(Aligned on 2<sup>16</sup> byte boundary, meaning minimum size is 64KB)

HTABMASK[23-31]

Mask for Page Table Address (e.g., 0x007 strips 3 bits off of the hash to allow for 2<sup>10+3</sup> PTEGs)




#### Hashing VA's to RA's

- Key indexed by (VSID derived from segment register || EA Page Index)
  - □ 40-bit key hashes to 20-bit Real Page Number
  - □ High-order 6 bits of EA Page Index referred to as Abbreviated Page Index, stored in PTE
    - API resolves issues with hash function using less than all 16 bits of the page index by comparing the PTE's API with the EA's API, which are the bits potentially not used in the hash
- If the primary hashing of the key fails, a secondary hash is attempted using the complement of the original key as its key
- If that fails, a Page Fault Interrupt is taken



#### Page Table Entry





## Hashing VA (Primary)

1) Perform following computation on parameters:

$$VSID_{5:23} ^{(30)} = EA_{4:19}$$

- Denote this as N
- □ Note that  $EA_{4\cdot 19} = 16$ -bit Page Index
- 2) Create following address through concatenations:
  - $\square$  SDR1<sub>0:6</sub> || [ (N<sub>0:8</sub> & SDR1<sub>23:31</sub>) | SDR1<sub>7:15</sub> ] || N<sub>9:18</sub> || <sup>6</sup>0
  - Note that, at minimum, 10 lower-order bits of N/Page Index identify a unique PTEG
- 3) This identifies a PTEG. Test PTE's inside of it for:
  - $\square$  PTE<sub>H</sub> = 0
  - $\square$  PTE<sub>v</sub> = 1
  - $\square$  PTE<sub>VSID</sub> = VA<sub>0:23</sub>
  - $\square$  PTE<sub>API</sub> = VA<sub>24:29</sub>
- 4) If PTE found build Real Address, else proceed to Secondary Hash



# Hashing VA (Secondary)

- 1) Perform following computation on parameters:
  - $\sim$ (VSID<sub>5:23</sub>  $^{\land}$  ( $^{3}$ 0 || EA<sub>4:19</sub> ))
    - □ Denote this as N
    - □ Note that  $EA_{4:19} = 16$ -bit Page Index
- 2) Create following address through concatenations:
  - $\square$  SDR1<sub>0:6</sub> || [ (N<sub>0:8</sub> & SDR1<sub>23:31</sub>) | SDR1<sub>7:15</sub> ] || N<sub>9:18</sub> || <sup>6</sup>0
  - □ Note that, at minimum, 10 lower-order bits of N/Page Index identify a unique PTEG
- 3) This identifies a PTEG. Test PTE's inside of it for:
  - $\square$  PTE<sub>H</sub> = 1
  - $\square$  PTE<sub>v</sub> = 1
  - $\square$  PTE<sub>VSID</sub> = VA<sub>0.23</sub>
  - $\square$  PTE<sub>API</sub> = VA<sub>24:29</sub>
- 4) If PTE found build Real Address, else proceed to Secondary Hash
- 5) Else, a Page Fault Interrupt is issued, OS must deal



### Forming RA

- If the Page Table search succeeds, the RA is formed by concatenating the RPN from the PTE with bits 20:31 of the Effective Address (the "Byte"/offset)
- Failure results in Page Fault Interrupt of the access type
  - □ Instruction Storage Interrupt
  - □ Data Storage Interrupt



# Example – Data Access



### A Note on Storage Control

- WIMG bits in BAT registers / PTE's
  - □ W Write-through
    - Stores updates to cache to home storage location
  - □ I Caching Inhibited
    - Ignores on-board caches
  - M Memory Coherence
    - Forces hardware data coherence, allowing improved performance in systems in which accesses to storage kept consistent by hardware are slower than accesses to storage not kept consistent, assuming software can enforce the required consistency. If set, hardware must enforce data coherence.
    - Paraphrased from <u>The PowerPC Architecture</u>
  - □ G Guarded Memory
    - If set, prevents speculative execution (prefetching)
    - Not applicable to Instruction BAT entries



### Which does the processor use?

- Segment Registers and BAT Registers accessed in parallel, with BAT taking precedence if both translations found valid
- If neither lookup is found to be valid, a Page Fault Interrupt is generated and the OS must deal with the problem



#### Sources

The PowerPC Architecture: A Specification For a New Family of RISC Processors, Morgan Kaufmann Publishers, San Francisco, 1994