15-410 "Strangers in the night..."

Synchronization #2 Sep. 17, 2012

Dave Eckhardt

Synchronization

Project 1 due tonight

- (but you knew that)
- Again, please try your hand-in directory early

Outline

Last time

- Two building blocks for threaded programs
- Three requirements for critical-section mechanisms
- Algorithms people don't use for critical sections

Today

Ways to really solve the critical-section problem

Upcoming

- Inside voluntary descheduling
- Project 2 thread library

Critical Section: Reminder

Protects an "atomic instruction sequence"

- We must "do something" to guard against
 - Our CPU switching to another thread
 - A thread running on another CPU

Assumptions

- Atomic instruction sequence will be "short"
- No other thread "likely" to compete

Critical Section: Goals

Typical case (no competitor) should be fast Atypical case can be slow

Should not be "too wasteful"

Interfering Code Sequences

Customer	Delivery
<pre>cash = store->cash;</pre>	cash = store->cash;
cash += 50;	cash -= 2000;
wallet -= 50;	wallet += 2000;
<pre>store->cash = cash;</pre>	store->cash = cash;

Which sequences interfere?

"Easy": Customer interferes with Customer

Also: Delivery interferes with Customer

Mutex aka Lock aka Latch

Specify interfering code sequences via an object

Data item(s) "protected by the mutex"

Object methods encapsulate entry & exit protocols

```
mutex_lock(&store->lock);
cash = store->cash
cash += 50;
personal_cash -= 50;
store->cash = cash;
mutex_unlock(&store->lock);
```

What's inside the object?

Mutual Exclusion: Atomic Exchange

Intel x86 XCHG instruction

intel-isr.pdf page 754


```
xchg (%esi), %edi
```

```
int32 xchg(int32 *lock, int32 val) {
  register int old;
  old = *lock; /* "bus is locked" */
  *lock = val; /* "bus is locked" */
  return (old);
}
```


Inside a Mutex

```
Initialization
  int lock available = 1;
"Try-lock"
  i won = xchg(&lock available, 0);
Spin-wait
  while (!xchg(&lock available, 0)
    continue;
Unlock
  xchg(&lock_available, 1); /*expect 0!!*/
```

Strangers in the Night, Exchanging 0's



And the winner is...



[What are the questions, again?]

Mutual Exclusion

Progress

Bounded Waiting

Mutual Exclusion

- There's only one 1; 1's are conserved
- Only one thread can see lock_available == 1

Mutual Exclusion

- There's only one 1; 1's are conserved
- Only one thread can see lock_available == 1

Progress

Whenever lock_available == 1 some thread will get it

Mutual Exclusion

- There's only one 1; 1's are conserved
- Only one thread can see lock_available == 1

Progress

Whenever lock_available == 1 some thread will get it

Bounded Waiting

- No
- A thread can lose arbitrarily many times

Intuition

- Lots of people might XCHG "at the same time"
- We need a system with some "taking turns" nature

Possible approach

- Make sure each lock-acquisition XCHG race-condition party has a "fair outcome"
 - Accomplishing this may not be obvious

Intuition

- Lots of people might XCHG "at the same time"
- We need a system with some "taking turns" nature

Possible approaches

- Make sure each lock-acquisition XCHG race-condition party has a "fair outcome"
 - Accomplishing this may not be obvious
- Add fairness via the lock release procedure
 - Somebody is "in charge"; let's leverage that

Lock

```
j = (i + 1) % n;
while ((j != i) && !waiting[j])
    j = (j + 1) % n;
if (j == i)
    xchg(&lock_available, true); /*W*/
else
    waiting[j] = false;
return;
```

Possible variations

- Exchange vs. TestAndSet
- Field name is "available" vs. "locked"
- Atomic release vs. normal memory write
 - Some people do "blind write" at point "W"

```
lock_available = true;
```

- This may be illegal on some machines
- Unlocker may be required to use special memory access
 - Exchange, TestAndSet, etc.

Evaluation

One awkward requirement
One unfortunate behavior

Evaluation

One awkward requirement

- Everybody knows size of thread population
 - Always & instantly!
 - Or uses an upper bound

One unfortunate behavior

- Recall: expect zero competitors
- Algorithm: O(n) in maximum possible competitors

Is this criticism too harsh?

After all, Baker's Algorithm has these "misfeatures"...

Looking Deeper

Look beyond abstract semantics

Mutual exclusion, progress, bounded waiting

Consider

- Typical access pattern
- Particular runtime environments

Environment

- Uniprocessor vs. Multiprocessor
 - Who is doing what when we are trying to lock/unlock?
- Threads aren't mysteriously "running" or "not running"
 - Decision made by a scheduling algorithm, with properties

Lock

What if xchg() didn't work the first time?

Lock

- What if xchg() didn't work the first time?
- Some other process has the lock
 - That process isn't running (because we are)
 - xchg() loop is a waste of time
 - We should let the lock-holder run instead of us

Lock

- What if xchg() didn't work the first time?
- Some other process has the lock
 - That process isn't running (because we are)
 - xchg() loop is a waste of time
 - We should let the lock-holder run instead of us

- What about bounded waiting?
- When we mark mutex available, who wins next?

Lock

- What if xchg() didn't work the first time?
- Some other process has the lock
 - That process isn't running (because we are)
 - xchg() loop is a waste of time
 - We should let the lock-holder run instead of us

- What about bounded waiting?
- When we mark mutex available, who wins next?
 - Whoever runs next..only one at a time! ("Fake competition")
 - How unfair are real OS kernel thread schedulers?
 - If scheduler is vastly unfair, the right thread will never run!

Multiprocessor Environment

Lock

- Spin-waiting probably justified
 - (why?)

- Next xchg() winner "chosen" by memory hardware
- How unfair are real memory controllers?

Test&Set

```
boolean testandset(int32 *lock) {
  register boolean old;
  old = *lock; /* "bus is locked" */
  *lock = true; /* "bus is locked" */
  return (old);
}
```

Conceptually simpler than XCHG??

Other x86 instructions

- XADD, CMPXCHG, CMPXCHG8B, ...
- See "Locked Atomic Operations" in intel-sys.pdf
 - We expect you to consult intel-sys and intel-isr about this

Load-linked/Store-conditional

For multiprocessors

"Bus locking considered harmful"

Split XCHG into two halves

- Load-linked(addr) fetches old value from memory
- Store-conditional(addr,val) stores new value back
 - If nobody else stored to that address in between
 - If so, instruction "fails" (sets an error code)

Load-linked, Store-conditional

```
lock: LA R1, mutex  # &mutex in R1
loop: LL R2, O(R1)  # mutex->avail
    BEQ R2, R0, loop # avail == 0?
    MOV R3, R0  # prepare 0
    SC O(R1), R3  # write 0?
    BEQ R3, R0, loop # aborted...
```

Your cache "snoops" the shared memory bus

- Locking would shut down all memory traffic
- Snooping allows all traffic, watches for conflicting traffic
- Are aborts "ok"? When are they "ok"?

Intel i860 magic lock bit

Instruction sets processor in "lock mode"

- Locks bus
- Disables interrupts

Isn't that dangerous?

- 32-instruction countdown timer triggers exception
- Any exceptions (page fault, zero divide, ...) unlock bus

Why would you want this?

Implement test&set, compare&swap, semaphore – you choose

Mutual Exclusion: Inscrutable Software

Lamport's "Fast Mutual Exclusion" algorithm

- 5 writes, 2 reads (if no contention)
- Not bounded-waiting (in theory, i.e., if contention)
- http://www.hpl.hp.com/techreports/Compaq-DEC/SRC-RR-7.html

Cool magic - why not use it?

- What kind of memory writes/reads?
- Remember, the computer is "modern"...

Passing the Buck?

Q: Why not ask the OS for mutex_lock() system call? Easy on a uniprocessor...

- Kernel automatically excludes other threads
- Kernel can easily disable interrupts
- No need for messy unbounded loop, weird XCHG...

Kernel has special power on a multiprocessor

- Can issue "remote interrupt" to other CPUs
- No need for messy unbounded loop...

So why not rely on OS?

Passing the Buck

A: Too expensive

Because... (you know this song!)

Mutual Exclusion: *Tricky* Software

Fast Mutual Exclusion for Uniprocessors

Bershad, Redell, Ellis: ASPLOS V (1992)

Want uninterruptable instruction sequences?

Pretend!
scash = store->cash;
scash += 10;
wallet -= 10;

store->cash = scash;

- Uniprocessor: interleaving requires thread switch...
- Short sequence almost always won't be interrupted...

37

How can that work??

Kernel detects "context switch in atomic sequence"

- Maybe a small set of instructions
- Maybe particular memory areas
- Maybe a flag

```
no_interruption_please = 1;
```

Kernel handles unusual case

- Hand out another time slice? (Is that ok?)
- Hand-simulate unfinished instructions (yuck?)
- "Idempotent sequence": slide PC back to start

Summary

Atomic instruction sequence

Nobody else may interleave same/"related" sequence

Specify interfering sequences via mutex object

Inside a mutex

- Last time: race-condition memory algorithms
- Atomic-exchange, Compare&Swap, Test&Set, ...
- Load-linked/Store-conditional
- Tricky software, weird software

Mutex strategy

How should you behave given runtime environment?

Synchronization

Register your project partner – sooner is better

- "Partner registration" page on Projects page
- If you know your partner today, please register today
 - You'll get your shared AFS space sooner
 - Your classmates will appreciate it