# What You Need to Know for Project One

Roger Dannenberg Dave Eckhardt Joey Echeverria Steve Muckle Joshua Wise

# Synchronization



- 1. Please *read* the syllabus
  - a) Some of your questions are answered there :-)
  - b) We would rather teach than tear our hair out
- 2. Also please read the Project 1 handout
  - a) Please don't post about "Unexpected interrupt 0"

#### Overview



- 1. Project One motivation
- 2.Mundane details (x86/IA-32 version) PICs, hardware interrupts, software interrupts and exceptions, the IDT, privilege levels, segmentation
- 3. Writing a device driver
- 4. Installing and using Simics
- 5. Project 1 pieces

# **Project 1 Motivation**

- 1.Project 1 implements a game that runs directly on x86 hardware (no OS).
- 2. What are our hopes for project 1?
  - a) introduction to kernel programming
  - b) a better understanding of the x86 arch
  - c) hands-on experience with hardware interrupts and device drivers
  - d) get acquainted with the simulator (Simics) and development tools



# Why do you care?



# 1.You'll need this for Project 32.Lots of programs run on bare hardware





Copyright 2008 HI-TECH Software

#### Same Game





#### Same Game



#### **Same Game**



Current time: 28.8 Press F1 for instr	7s uctions.	Score: 743	. 11	Joshua Wise 2008


# Mundane Details in x86

- 1.Kernels work closely with hardware
- 2. This means you need to know about hardware
- 3.Some knowledge (registers, stack conventions) is assumed from 15-213
- 4. You will learn more x86 details as the semester goes on
- 5.Use the Intel PDF files as reference (http://www.cs.cmu.edu/~410/projects.html)



#### Mundane Details in x86: Privilege Levels

- Processor has 4 "privilege levels" (PLs)
- 2. Zero most-privileged, three least-privileged
- Processor executes at one of the four PLs at any given time
- PLs protect privileged data, cause general protection faults



# Mundane Details in x86: Privilege Levels



- 1. Nearly unused in Project 1
- 2. Projects 2 through 4
  - a) PL0 is "kernel"
  - b) PL3 is "user"
  - c) Interrupts & exceptions usually transfer from 3 to
     0
  - d) Running user code means getting from 0 to 3

- 1. There are different kinds of memory
- 2. Hardware "kinds"
  - a) Read-only memory (for booting)
  - b) Video memory (painted onto screen)
  - c) ...
- 3. Software "kinds"
  - a) Read-only memory (typically, program code)
  - b) Stack (grows down), heap (grows up)
  - c) ...



- 1. Memory segment is a range of "the same kind"
- 2. Hardware
  - a) Mark video memory as "don't buffer writes"
- 3. Software
  - a) Mark all code pages read-only
- 4. Fancy software
  - a) Process uses *many* separate segments
  - b) Windows: each DLL is multiple segments





- 1. x86 hardware loves segments
- 2. Mandatory segments
  - a) Stack
  - b) Code
  - c) Data
- 3. Segments interact with privilege levels
  - a) Kernel stack / user stack
  - b) Kernel code / user code
  - c) ...

# x86 Segmentation Road Map

- 1. Segment = range of "same kind of memory"
- 2. Segment *register* = %CS, %SS, %DS, ... %GS
- 3. Segment *selector* = contents of a segment register
  - a) Which segment table and index do we mean?
  - b) What access privilege do we have to the segment?
- 4. Segment *descriptor* = definition of segment
  - a) Which memory range?
  - b) What are its properties?






- 1. When fetching an instruction, the processor asks for an address that looks like this: %CS:%EIP
- 2. So, if %EIP is 0xbabe then %CS:%EIP is the 47806<sup>th</sup> byte of the "code segment".



- 1. When fetching an instruction, the processor asks for an address that looks like this: %CS:%EIP
- The CPU looks at the segment selector in the %CS segment register
- 3. A segment selector looks like this:





- 1. Segment selector has a segment number, table selector, and requested privilege level (RPL)
- 2. The table-select flag selects a descriptor table
  a) global descriptor table or local descriptor table
- Segment number indexes into that descriptor table
   a) 15-410 uses only global descriptor table (whew!)
- 4. Descriptor tables set up by operating system
  - a) 15-410 support code builds GDT for you (whew!)
- 5. You will still need to understand this, though...

- 1. Segment selector has a segment number, table selector, and requested privilege level (RPL)
- 2. Table selector (done)
- 3. Segment number/index (done)
- 4. RPL generally means "what access do I have?"
- 5. Magic special case: RPL in %CS
  - a) Defines current processor privilege level
  - b) Think: "user mode" vs. "kernel mode"
  - c) Remember this for Project 3!!!


#### Mundane Details in x86: Segment Descriptors

- 1. Segments = area of memory with particular access/usage constraints
- 2. Base, size, "stuff"
- 3. Logically, base and size are two 32-bit numbers, "stuff" is flag/control bits



#### Mundane Details in x86: Segment Descriptors

- 1. Segments = area of memory with particular access/usage constraints
- 2. Base, size, "stuff"
- 3. Layout:





- 1. Consider %CS segment register's segment selector's segment descriptor
  - a) Assume base = 0xcafe0000
  - b) Assume limit > 47806
- 2. Assume %EIP contains 0xbabe
  - a) Then %CS:%EIP means "linear virtual address" 0xcafebabe (0xcafe0000 + 0x0000babe)
- 3. "Linear virtual address" fed to virtual memory hardware, if it's turned on (Project 3, not Project 1)



# Implied Segment Registers


- 1. Programmer doesn't usually *specify* segment
- 2. Usually *implied* by "kind of memory access"
- 3. CS is the segment register for fetching <u>code</u> All instruction fetches are from %CS:%EIP
- 4. SS is the segment register for the <u>stack segment</u> PUSH, POP instructions use %SS:%ESP
- DS is the default segment register for <u>data</u> access MOVL (%EAX), %EBX fetches from %DS:%EAX But ES, FS, and GS can be specified instead





1.Segments need not be backed by physical memory and can overlap


2. Segments defined for 15-410:





- 1. Why so many?
- 2. You can't specify a segment that is readable, writable <u>and</u> executable.
  - a)Need one for readable/executable code
  - b)Another for readable/writable data
- 3.Need user and kernel segments in Project 3 for protection
- 4.(Code, Data) X (User, Kernel) = 4







- 1.Don't need to be concerned with every detail of segments in this class
- 2. For more information you can read the Intel docs
- 3. Or our documentation at:

www.cs.cmu.edu/~410/doc/segments/segments.html

# Mundane Details in x86: Getting into Kernel Mode

- 1. How do we get from user mode (PL3) to kernel mode (PL0)?a) Exception (divide by zero, etc.)
  - b) "Software Interrupt" (INT n instruction)
  - c) Hardware Interrupt (keyboard, timer, etc)



#### Mundane Details in x86: Exceptions



1.Sometimes user processes do stupid things2.int gorgonzola = 128/0;

- 3.char\* idiot\_ptr = NULL; \*idiot\_ptr = 0;
- 4. These exceptions cause a handler routine to be executed
- 5.Examples include divide by zero, general protection fault, page fault


#### Mundane Details in x86: "Software Interrupts"



- 1.A device gets the kernel's attention by raising a (hardware) interrupt
- 2.User processes get the kernel's attention by raising a "software interrupt"
  - a)Which is not an interrupt even if Intel calls it one!
- 3.x86 instruction INT n (more info on page 346 of intel-isr.pdf)
- 4. Invokes handler routine


#### Mundane Details in x86: Interrupts and the PIC

 Devices raise interrupts through the Programmable Interrupt Controller (PIC)
 The PIC serializes interrupts, delivers them
 There are actually two daisy-chained PICs





#### Mundane Details in x86: Interrupts and the PIC





# Interrupt Descriptor Table – IDT

- 1. Processor needs info on which handler to run when
- 2. Processor reads appropriate IDT entry depending on the interrupt, exception *or* **INT n** instruction
- 3. Logically, an IDT entry contains a function pointer and some flags

# Interrupt Descriptor Table – IDT

- 1. Processor needs info on which handler to run when
- 2. Processor reads appropriate IDT entry depending on the interrupt, exception *or* **INT n** instruction
- 3. An entry in the IDT looks like this:






# Interrupt Descriptor Table (IDT)

- The first 32 entries in the IDT correspond to processor exceptions. 32-255 correspond to hardware/software interrupts
- 2. Some interesting entries:


IDT Entry	Interrupt
0	Divide by zero
14	Page fault
32	Keyboard interrupt

More information in section 5.12 of intel-sys.pdf.


# **Typical Interrupt Handshake**




### **Typical Interrupt Handshake**



## **Typical Interrupt Handshake**



## **Typical Interrupt Handshake**



Carnegie Mellon University

# **Enabling / Disabling Interrupts**



- 1.PIC automatically disables interrupts from a device until one dismissed by processor.
- 2. We also provide **disable\_interrupts()**, which disables interrupts from ALL devices. Think of this as deferring interrupts. They are still out there, waiting to happen.
- 3. We provide **enable\_interrupts()**, which reenables interrupts.
- 4. Finer-grain control is also possible.

Mundane Details in x86: Communicating with Devices

- 1.I/O Ports
  - a) Use instructions like inb (port), outb (port, data)
  - b) Are not memory!
- 2. Memory-Mapped I/O
  - a) Magic areas of memory tied to devices
- 3.PC video hardware uses both
  - a) Cursor is controlled by I/O ports
  - **b)** Characters are painted from memory



## x86 Device Perversity

- 1. Influence of ancient history
  - a) IA-32 is fundamentally an 8-bit processor!
  - b) Primeval I/O devices had 8-bit ports
- 2.I/O devices have multiple "registers"
  - a) Timer: waveform type, counter value
  - b) Screen: resolution, color depth, cursor position
- 3.You must get the right value in the right device register



## x86 Device Perversity

- 1.Value/bus mismatch
  - a) Counter value, cursor position are 16 bits
  - b) Primeval I/O devices still have 8-bit ports
- 2. Typical control flow
  - a) "I am about to tell you half of register 12"
  - b)"32"
  - c) "I am about to tell you the other half of register 12"d) "0"



#### x86 Device Perversity

- 1. Sample interaction
  - a) outb (command\_port, SELECT\_R12\_LOWER);
  - b) outb(data\_port, 32);
  - c) outb (command\_port, SELECT\_R12\_UPPER);
  - d) outb(data\_port, 0);
- 2. This is not intuitive (for software people).
  - a) Why can't we just "\*R12 =  $0 \times 0000032$ "?
- 3.But you can't get anywhere on P1 without understanding it.

## Writing a Device Driver



- 1. Traditionally consist of two separate halves
  - a) Named "top" and "bottom" halves
  - b) BSD and Linux use these names "differently"
- 2.One half is interrupt driven, executes quickly, queues work
- 3. The other half processes queued work at a more convenient time


## Writing a Device Driver

- 1.For this project, your keyboard driver will likely have a top and bottom half
- 2.Bottom half
  - a) Responds to keyboard interrupts and queues scan codes
- 3.Top half
  - a) In readchar(), reads from the queue and processes scan codes into characters



## Installing and Using Simics

- 1. Simics is an instruction set simulator
- 2. Makes testing kernels much easier
- 3. Project 1 Makefile builds floppy-disk images
- 4. Simics boots and runs them
  - a) Launch simics-linux.sh in your build directory
- 5. Your 15-410 AFS space has p1/, scratch/
- 6. If you work in scratch/, we can read your files, and answering questions can be much faster.



Installing and Using Simics: Running on Personal PC



1.Not a "supported configuration"

- 2.128.2.\*.\* IP addresses can use campus license
- 3. You can apply for a personal single-machine Simics license ("Software Setup Guide" page)
- 4. Download simics-linux.tar.gz
- 5. Install mtools RPM
- 6.Tweak Makefile

#### Installing and Using Simics: Debugging

1.Run simulation with r, stop with ctl-c

- 2. Magic instruction
  - a) xchg %bx, %bx (wrapper in interrupts.h)

#### 3. Memory access breakpoints

- a) break 0x2000 x OR break (sym init\_timer)
- 4. Symbolic debugging
  - a) psym foo OR print (sym foo)

5. See our local Simics hints (on Project page)



#### Simics vs. gdb

- 1. Similar jobs: symbolic debugging
- 2.Random differences
  - a)Details of commands and syntax
- 3. Notable differences
  - a)Simics knows <u>everything</u> about PC hardware – all magic registers, TLB contents, interrupt masks, etc.
  - b)Simics is scriptable in Python



#### Project 1 Pieces




#### 1.You will build

- a) A device-driver library
  - "console" (screen) driver
  - keyboard driver
  - timer driver

b) A simple game application using your driver library

#### 2.We will provide

- a) underlying setup/utility code
- b) A simple device-driver test program



#### Project 1 Pieces



Carnegie Mellon University

#### Summary



#### 1. Project 1 runs on *bare hardware*

- a) Not a machine-invisible language like ML or Java
- b) Not a machine-portable language like C
- c) Budget time for understanding this environment
- 2. Project 1 runs on *simulated* bare hardware
  - a) You probably need more than printf() for debugging
  - b) Simics is not (exactly) gdb
  - c) Invest time to learn more than bare minimum

#### Summary



3. Project 1 runs on bare *PC* hardware
a) As hardware goes, it's pretty irrational
b) *Almost nothing* works "how you would expect"
c) Those pesky bit-field diagrams do matter
d) Getting started is tough, so please don't delay.
4. This isn't throwaway code
a) We will read it

b) You will use it for Project 3

So spend extra time to make it really great code