# **15-410**

"The only way to win is not to play."

Virtual Memory #3 Oct. 13, 2004

Dave Eckhardt
Bruce Maggs

- 1 - L18\_VM3 15-410, F'04

# **Synchronization**

#### Mid-term exam

- Most-likely date: Thursday, October 21<sup>st</sup>
  - Time and conflict resolution are in progress

# First Project 3 checkpoint

- Monday during class time
- Meet in Wean 5207
- Show us gettid()
  - Explain which parts are "real", which are "demo quality"

- 2 - 15-410, F'04

# **Last Time**

# Partial memory residence (demand paging) in action

### **Process address space**

- Logical: list of regions
- Hardware: list of pages

# Fault handler is complicated

- Page-in, speed hacks (copy-on-write, zero-fill), ...
- Shared memory via mmap()

#### **Definition & use of**

- Dirty bit
- Reference bit

- 3 - 15-410, F'04

# **Outline**

# Page-replacement policies

- The eviction problem
- Sample policies (theory and practice)
- Page buffering
- Frame Allocation (process page quotas)

Virtual-memory usage optimizations

The mysterious TLB

- 4 - 15-410, F'04

# Page Replacement/Page Eviction

# Process always want *more* memory frames

- Explicit deallocation is rare
- Page faults are implicit allocations

### System inevitably runs out of frames

#### **Solution**

- Pick a frame, store contents to disk
- Transfer ownership to new process
- Service fault using this frame

- 5 - 15-410, F'04

# Pick a Frame

### Two-level approach

- Determine # frames each process "deserves"
- "Process" chooses which frame is least-valuable
  - Most OS's: kernel actually does the choosing

# System-wide approach

Determine globally-least-useful frame

- 6 - 15-410, F'04

# **Store Contents to Disk**

# Where does it belong?

- Allocate backing store for each page
  - What if we run out?

# Must we really store it?

- Read-only code/data: no!
  - Can re-fetch from executable
  - Saves paging space & disk-write delay
  - But file-system read() may be slower than paging-disk read
- Not modified since last page-in: no!
  - Hardware typically provides "page-dirty" bit in PTE
  - Cheap to "store" a page with dirty==0

- 7 - 15-410, F'04

# **Page Eviction Policies**

# Don't try these at home

- FIFO
- Optimal
- LRU

#### **Practical**

LRU approximation

- 8 -

# FIFO Page Replacement

# **Concept**

- Page queue
- Page added to tail of queue when first given a frame
- Always evict oldest page (head of queue)

#### **Evaluation**

- Fast to "pick a page"
- Stupid
  - Will indeed evict old unused startup-code page
  - But guaranteed to eventually evict process's favorite page too!

- 9 - 15-410, F'04

# **Optimal Page Replacement**

# **Concept**

- Evict whichever page will be referenced latest
  - "Buy the most time" until next page fault

#### **Evaluation**

- Requires perfect prediction of program execution
- Impossible to implement

#### So?

Used as upper bound in simulation studies

- 10 -

# **LRU Page Replacement**

### **Concept**

- Evict <u>Least-Recently-Used</u> page
- "Past performance may not predict future results"
  - ...but it's an important hint!

#### **Evaluation**

- Would probably be reasonably accurate
- LRU is computable without a fortune teller
- Bookkeeping very expensive
  - (right?)

- 11 - 15-410, F'04

# LRU Page Replacement

### **Concept**

- Evict <u>Least-Recently-Used</u> page
- "Past performance may not predict future results"
  - ...but it's an important hint!

#### **Evaluation**

- Would probably be reasonably accurate
- LRU is computable without a fortune teller
- Bookkeeping very expensive
  - Hardware must sequence-number every page reference
  - Evictor must scan every page's sequence number

- 12 -

# **Approximating LRU**

# Hybrid hardware/software approach

- 1 reference bit per page table entry
- OS sets reference = 0 for all pages
- Hardware sets reference=1 when PTE is used
- OS periodically scans
  - (reference == 1) ⇒ "recently used"
- Result:
  - Hardware sloppily partitions memory into "recent" vs. "old"
  - Software periodically samples, makes decisions

- 13 -

# **Approximating LRU**

# "Second-chance" algorithm

- Use stupid FIFO queue to choose victim page
- reference == 0?
  - not "recently" used, evict page, steal its frame
- reference == 1?
  - "somewhat-recently used" don't evict page this time
  - append page to rear of queue
  - set reference = 0
    - » Process must use page again "soon" for it to be skipped

# **Approximation**

- Observe that queue is randomly sorted
  - We are evicting not-recently-used, not least-recently-used

- 14 - 15-410, F'04

# **Approximating LRU**

# "Clock" algorithm

- Page queue requires linked list
  - Extra memory traffic to update pointers
- Page queue's order is essentially random
  - Doesn't add anything to accuracy
- Revision
  - Don't have a queue of pages
  - Just treat memory as a circular array

- 15 - 15-410, F'04

# **Clock Algorithm**

```
static int nextpage = 0;
boolean reference[NPAGES];
int choose_victim() {
  while (reference[nextpage]) {
    reference[nextpage] = false;
    nextpage = (nextpage+1) % NPAGES;
return (nextpage);
```

- 16 -

# Page Buffering

#### **Problem**

- Don't want to evict pages only after fault happens
- Must wait for disk write before launching disk read...slow...

# "Assume a blank page..."

Page fault handler can be much faster

# "page-out daemon"

- Scan system for dirty pages
  - Write to disk
  - Clear dirty bit
  - Page can be instantly evicted later
- When, how many? Indeed...

- 17 - 15-410, F'04

# Frame Allocation

# How many frames should a process have?

#### Minimum allocation

- Examine worst-case instruction
  - Can multi-byte instruction cross page boundary?
  - Can memory parameter cross page boundary?
  - How many memory parameters?
  - Indirect pointers?

- 18 -

# "Fair" Frame Allocation

# **Equal allocation**

- Every process gets same number of frames
  - "Fair" in a sense
  - Probably wasteful

# **Proportional allocation**

- Every process gets same percentage of residence
  - (Larger processes get more frames)
  - "Fair" in a different sense
  - Probably the right approach
    - » Theoretically, encourages greediness

- 19 -

# **Thrashing**

#### **Problem**

- Process needs N frames...
  - Repeatedly rendering image to video memory
  - Must be able to have all "world data" resident 20x/second
- ...but OS provides N-1, N/2, etc.

#### Result

- Every page OS evicts generates "immediate" fault
- More time spent paging than executing
- Paging disk constantly busy
  - Denial of "paging service" to other processes

- 20 - 15-410, F'04

# "Working-Set" Allocation Model

# **Approach**

- Determine necessary # frames for each process
  - "Working set" size of frame set you need to get work done
- If unavailable, swap entire process out
  - (later, swap some other process out)

#### How to measure?

- Periodically scan process reference bits
- Combine multiple scans (see text)

#### **Evaluation**

- Expensive
- Can we approximate it?

- 21 - 15-410, F'04

# Page-Fault Frequency Approach

# **Approach**

- Thrashing == "excessive" paging
- Adjust per-process frame quotas to balance fault rates
  - System-wide "average page-fault rate" (faults/second)
  - Process A fault rate "too low": reduce frame quota
  - Process A fault rate "too high": increase frame quota

# What if quota increase doesn't help?

- If giving you some more frames doesn't help, maybe you need a lot more frames than you have...
- Swap you out entirely for a while

- 22 - 15-410, F'04

# **Program Optimizations**

# Is paging an "OS problem"?

Can a programmer reduce working-set size?

# Locality depends on data structures

- Arrays encourage sequential accesses
  - Many references to same page
  - Predictable access to next page
- Random pointer data structures scatter references

# Compiler & linker can help too

- Don't split a routine across two pages
- Place helper functions on same page as main routine

#### Effects can be dramatic

- 23 - 15-410, F'04

# Double Trouble? <u>Triple</u> Trouble?

### **Program requests memory access**

### Processor makes two memory accesses!

- Split address into page number, intra-page offset
- Add to page table base register
- Fetch page table entry (PTE) from memory
- Add frame address, intra-page offset
- Fetch data from memory

#### Can be worse than that...

- x86 Page-Directory/Page-Table
  - Three physical accesses per virtual access!

- 24 - 15-410, F'04

# Translation Lookaside Buffer (TLB)

#### **Problem**

Cannot afford double/triple memory latency

# **Observation - "locality of reference"**

- Program often accesses "nearby" memory
- Next instruction often on same page as current instruction
- Next byte of string often on same page as current byte
- ("Array good, linked list bad")

#### **Solution**


- Page-map hardware caches virtual-to-physical mappings
  - Small, fast on-chip memory

- 25 - 15-410, F'04


# **Approach**

- Remember most-recent virtual-to-physical translation
  - (from, e.g., Page Directory + Page Table)
- See if next memory access is to same page
  - If so, skip PD/PT memory traffic; use same frame
  - 3X speedup, cost is two 20-bit registers


- 26 - 15-410, F'04



- 27 - 15-410, F'04





- 28 -



- 29 -


# TLB "Hit"






- 30 -


# TLB "Miss"





- 31 -

# TLB "Refill"



- 32 -

Can you think of a "pathological" instruction?

What would it take to "break" a 1-entry TLB?

How many TLB entries do we need, anyway?

- 33 -

# **TLB vs. Context Switch**

### After we've been running a while...

• ...the TLB is "hot" - full of page⇒frame translations

# Interrupt!

- Some device is done...
- ...should switch to some other task...
- ...what are the parts of context switch, again?
  - General-purpose registers
  - **...?**

- 34 - 15-410, F'04

# **TLB vs. Context Switch**

#### After we've been running a while...

• ...the TLB is "hot" - full of page⇒frame translations

# Interrupt!

- Some device is done...
- ...should switch to some other task...
- ...what are the parts of context switch, again?
  - General-purpose registers
  - Page Table Base Register (x86 calls it ...?)
  - Entire contents of TLB!!

» (why?)

- 35 -

# x86 TLB Flush

# 1. Declare new page directory (set %cr3)

- Clears every entry in TLB (whoosh!)
  - Well, not "global" pages...how to use this?

#### 2. INVLPG instruction

- Invalidates TLB entry of one specific page
- Is that more efficient or less?

- 36 - 15-410, F'04

# x86 Type Theory – Final Version

Instruction ⇒ segment selector

[PUSHL specifies selector in %SS]

Process ⇒ (selector ⇒ (base,limit) )

[Global,Local Descriptor Tables]

Segment, address ⇒ linear address

TLB: linear address ⇒ physical address or...

Process ⇒ (linear address high ⇒ page table)

[Page Directory Base Register, page directory indexing]

Page Table: linear address middle ⇒ frame address

Memory: frame address, offset ⇒ ...

- 37 -

# Is there another way?

# That seems really complicated

- Is that hardware monster really optimal for every OS and program mix?
- "The only way to win is not to play?"

# Is there another way?

- Could we have no page tables?
- How would the hardware map virtual to physical???

- 38 - 15-410, F'04

# **Software-loaded TLBs**

### Reasoning

- We need a TLB "for performance reasons"
- OS defines each process's memory structure
  - Which memory ranges, permissions
- Hardware page-mapping unit imposes its own ideas
- Why impose a semantic middle-man?

# **Approach**

- TLB contains small number of mappings
- OS knows the rest
- TLB miss generates special trap
- OS quickly fills in correct v⇒p mapping

- 39 - 15-410, F'04

# **Software TLB features**

# Mapping entries can be computed many ways

- Imagine a system with one process memory size
  - TLB miss becomes a matter of arithmetic

# Mapping entries can be "locked" in TLB

- Good idea to lock the TLB-miss handler's TLB entry...
- Great for real-time systems

### **Further reading**

http://yarchive.net/comp/software\_tlb.html

- 40 -

# TLB vs. Project 3

#### x86 has nice, automatic TLB

- Hardware page-mapper fills it for you
- Activating new page directory flushes TLB automatically
- What could be easier?

# It's not totally automatic

Something "natural" in your kernel may confuse it...

# **TLB debugging in Simics**

- logical-to-physical (l2p) command
- tlb0.info, tlb0.status
  - More bits "trying to tell you something"
- [INVLPG issues with Simics 1. Simics 2?]

- 41 -

# **Summary**

# Page-replacement policies

- The eviction problem
- Sample policies
  - For real: LRU approximation with hardware support
- Page buffering
- Frame Allocation (process page quotas)

Virtual-memory usage optimizations

The no-longer-mysterious TLB

- 42 - 15-410, F'04