

Lecture 28(a)

Intro to Thread-Level Speculation

Todd C. Mowry

15-745: TLS

Carnegie Mellon

1

Automatic Parallelization

Proving independence of threads is hard:

- complex control flow
- complex data structures
- pointers, pointers, pointers
- run-time inputs

How can we make the compiler's job feasible?




Thread-Level Speculation (TLS)

Carnegie Mellon


Example

```
while (...){
  x = hash[index1];
  ...
  hash[index2] = y;
  ...
}
```






Carnegie Mellon

Example of Thread-Level Speculation



Carnegie Mellon




Overview of Our Approach

System requirements:

- 1) Detect data dependence violations
 - extend invalidation-based cache coherence
- 2) Buffer speculative modifications
 - use the caches as speculative buffers

Carnegie Mellon



Simulation Infrastructure

Compiler system and tools based on SUIF

- help analyze dependences, insert synchronization
- produce **MIPS** binaries containing TLS primitives

Benchmarks (all run to completion)



- buk, compress95, jpeg, equake

Simulator


- superscalar, similar to **MIPS R10K**
- models all bandwidth and contention

detailed simulation!

Carnegie Mellon



Varying the Number of Processors




buk and equake are memory-bound

compress95 and ijpeg are computation-intensive

Carnegie Mellon

Varying the Number of Processors




buk and equake scale well

passing the homefree token is not a bottleneck

Carnegie Mellon


Scaling Beyond Chip Boundaries



simulate architectures with 1, 2 and 4 nodes

Carnegie Mellon


Scaling Beyond Chip Boundaries



multi-chip systems benefit from TLS

Carnegie Mellon

Scaling Beyond Chip Boundaries



our scheme scales well

Carnegie Mellon

Conclusions

The overheads of our scheme are low:

- mechanisms to squash or commit are not a bottleneck
- per-word speculative state is not always necessary

It offers compelling performance improvements:

- program speedups from 8% to 46% on a 4-processor CMP
- program speedups up to 75% on multi-chip architectures

It is scalable:

- coherence provides elegant data dependence tracking

seamless TLS on a wide range of architectures

Carnegie Mellon