15_745	Instruction-level Parallelism
10-7-10	 Most modern processors have the ability to execute several adjacent instructions simultaneously.
Instruction Scheduling	– Pipelined machines.
	- Very-long-instruction-word machines (VLIW).
	- Superscalar machines.
	- Dynamic scheduling/out-of-order machines.
	 ILP is limited by several kinds of <i>execution</i> constraints.
	- Data dependence constraints.
Convright © Seth Copen Goldstein 2000-5	- Resource constraints ("hazards")
copyright o bern copen boldstein 2000-5	- Control hazards
(some slides borrowed from M. Voss)	15-745 ⊕ Seth Copen Goldstein 2000-5
	1

Execution Constraints

- Data-dependence constraints:
 - If instruction A computes a value that is read by instruction B, then B cannot execute before A is completed.
- Resource hazards:
- For example:
- Limited # of function



3

- If there are *n* functional umultipliers), then only *n* insofunit can execute at once.
- Limited instruction issue.
 - If the instruction-issue unit can issue only *n* instructions at a time, then this limits ILP.
- Limited register set.
 - Any schedule of instructions must have a valid register allocation.

Instruction Scheduling

- The purpose of instruction scheduling (IS) is to order the instructions for maximum ILP.
 - Keep all resources busy every cycle.
 - If necessary, eliminate data dependences and resource hazards to accomplish this.
- The IS problem is NP-complete (and bad in practice).
 - So heuristic methods are necessary.

Instruction Scheduling

- There are *many* different techniques for IS.
 - Still an open area of research.
- Most optimizing compilers perform good local IS, and only simple global IS.
- The biggest opportunities are in scheduling the code for loops.

Should the Compiler Do IS?

- Many modern machines perform dynamic reordering of instructions.
 - Also called "out-of-order execution" (OOOE).
 - Not yet clear whether this is a good idea.
 - Pro:
 - OOOE can use additional registers and register renaming to eliminate data dependences that no amount of static IS can accomplish.
 - No need to recompile programs when hardware changes.
 - Con:

5

7

- OOOE means more complex hardware (and thus longer cycle times and more wattage).
- And can't be optimal since IS is NP-complete.

What we will cover

15-745 © Seth Copen Goldstein 2000-5

- Scheduling basic blocks
 - List scheduling
 - Long-latency operations
 - Delay slots
- Software Pipelining
- Scheduling for clusters architectures (next week)
- What we need to know
 - pipeline structure
 - data dependencies
 - register renaming
 - scalar replacement 15.745 © Seth Copen Goldstein 2000-5

Instruction Scheduling

15-745 © Seth Copen Goldstein 2000-5

In the von Neumann model of execution an instruction starts only after its predecessor completes.



- This is not a very efficient model of execution.
 - von Neumann bottleneck or the memory wall.

Instruction Pipelines

- Almost all processors today use instructions pipelines to allow overlap of instructions (Pentium 4 has a 20 stage pipeline!!!).
- The execution of an instruction is divided into stages; each stage is performed by a separate part of the processor.



- **F:** Fetch instruction from cache or memory.
- D: Decode instruction.
- E: Execute. ALU operation or address calculation.
- M: Memory access.
- W: Write back result into register.
- Each of these stages completes its operation in one cycle (shorter the the cycle in the von Neumann model).
- An instruction still takes the same time to execute.

15-745 © Seth Copen Goldstein 2000-5

9

11

Pipeline Hazards

- Structural Hazards
 - two instructions need the same resource at the same time
 - memory or functional units in a superscalar.
- Data Hazards
 - an instructions needs the results of a previous instruction

```
r1 = r2 + r3
r4 = r1 + r1
```

r1 = [r2] r4 = r1 + r1

- solved by forwarding and/or stalling
- cache miss?
- Control Hazards
 - jump & branch address not known until later in pipeline
 - solved by delay slot and/or prediction

Instruction Pipelines

• However, we overlap these stages in time to complete an instruction every cycle.



Jump/Branch Delay Slot(s)

· Control hazards, i.e. jump/branch instructions.

unconditional jump address available only after Decode. conditional branch address available only after Execute.

jump/branch	F	D	Е	М	w]		
instr 2		F	D	Ε	М	W]	
instr 3			F	D	Ε	Μ	W]
instr 4				F	D	Е	М	W

Jump/Branch Delay Slot(s)

· One option is to stall the pipeline (hardware solution).



Another option is to insert a no-op instructions (software)



13

15

Both degrade performance!

Jump/Branch Delay Slots

15-745 © Seth Copen Goldstein 2000-5

- In other words, the instruction(s) in the delay slots of the jump/branch instruction always get(s) executed when the branch is executed (regardless of the branch result).
- Fetching from the branch target begins only after these instructions complete.



What instruction(s) to use?

Jump/Branch Delay Slot(s)

- another option is for the branch take effect after the delay slots.
- I.e., some instructions always get executed after the branch but before the branching takes effect.



15-745 © Seth Copen Goldstein 2000-5

Branch Prediction

- Current processors will speculatively execute at conditional branches
 - if a branch direction is correctly guessed, great!
 - if not, the pipeline is flushed before instructions commit (WB).
- Why not just let compiler schedule?
 - The average number of instructions per basic block in typical C code is about 5 instructions.
 - branches are not statically predictable
 - What happens if you have a 20 stage pipeline?

15-745 © Seth Copen Goldstein 2000-5



19

Example Dependencies

S1)a=0;			
S2) b=a;			X
S3) c=a+d+e;			
S4)d=b;			
s5) b=5+e;	S1 δ^{f} S2	due to a	
	S1 δ^{f} S3	due to a	3)
	S2 δ^{f} S4	due to b	
	S3 δ^a S4	due to d	
	S4 δ^a S5	due to b	4
	S2 δº S5	due to b	+
	S3 δ ⁱ S5	due to a	5

Renaming of Variables

- Sometimes constraints are not "real," in the sense that a simple renaming of variables/registers can eliminate them.
 - Output dependence (WW): A and B write to the same variable.
 - Anti dependence (RW): A reads from a variable to which B writes.
- In such cases, the order of A and B cannot be changed unless variables are renamed.
 - Can sometimes be done by the hardware, to a limited extent.



Scheduling a BB

• ,	Assume:
-----	---------

·load 5

store 5

- mult 2
- others 1
- operations are nonblocking

•	$x \leftarrow w$	* 2 * x * y * z
1	r1	← [fp+w]
2	r2	← 2
6	r1	← r1 * r2
7	r2	← [fp+x]
12	r1	← r1 * r2
13	r2	← [fp+y]
18	r1	← r1 * r2
19	r2	← [fp+z]
24	r1	← r1 * r2
26	[fp+w]	← r1
33	r1 can l	be used again

We can do better

- Assume:
 load 5
 store 5
 mult 2
 - others 1
 - operations are nonblocking

We can do even better if we assume what?

1	r1	← [fp+w]
2	r2	\leftarrow [fp+x]
3	r3	← [fp+y]
4	r4	\leftarrow [fp+z]
5	r5	← 2
6	r1	\leftarrow r1 * r5
8	r1	\leftarrow r1 * r2
10	r1	\leftarrow r1 * r3
12	r1	\leftarrow r1 * r4
14	[fp+w]	← r1

Definir	ng Better	The Scheduler
$1 r1 \leftarrow [fp+w]$ $2 r2 \leftarrow 2$ $6 r1 \leftarrow r1 * r2$ $7 r2 \leftarrow [fp+x]$ $12 r1 \leftarrow r1 * r2$ $13 r2 \leftarrow [fp+y]$ $18 r1 \leftarrow r1 * r2$ $19 r2 \leftarrow [fp+z]$ $24 r1 \leftarrow r1 * r2$ $26 [fp+w] \leftarrow r1$ $33 r1 can \text{ be used again}$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	 Given: Code to schedule Resources available (FU and # of Reg) Latencies of instructions Goal: Correct code Better code [fewer cycles, less power, fewer registers,] Do it quickly
15-745 © \$e	h Copen Goldstein 2000-5 25	15-745 © Seth Copen Goldstein 2000-5 26
More A	bstractly	List Scheduling
 Given a graph G = (V,E - nodes are operatio · Each operation has an of - edges between nod - The number of rest A schedule assigns to - S(n) ≥ 0 - If (n,m) ∈ G, S(m) - { n S(n) = x and t Goal is shortest lengt - L(S) = max over n, 	E) where ns associated delay and type les represent dependencies ources of type t, R(t) a each node a cycle number: ≥ S(n) + delay(n) type(n) = t} <= R(t) th schedule, where length S(n)+delay(n)	 Keep a list of available instructions, I.e., If we are at cycle k, then all predecessors, p, in graph have all been scheduled so that S(p)+delay(p) ≤ k Pick some instruction, n, from queue such that there are resources for type(n) Update available instructions and continue It is all in how we pick instructions

DLS (1995) Lots of Heuristics forward or backward • Aim: avoid pipeline hazards in load/store unit choose instructions on critical path - load followed by use of target reg - store followed by load ASAP or ALAP Balanced paths Simplifies in two ways - 1 cycle latency for load/store • depth in schedule graph - includes all dependencies (WaW included) 15-745 © Seth Copen Goldstein 2000-5 29 15-745 © Seth Copen Goldstein 2000-5 30 The algorithm Construct Scheduling dag 1) ld r1 \leftarrow [a] • Make srcs of dag candidates 2) Id $r2 \leftarrow [b]$ • Pick a candidate add r1 \leftarrow r1 + r2 3) - Choose an instruction with an interlock ld r2 ←[c] 4) - Choose an instruction with a large number of 5) ld $r3 \leftarrow [d]$ successors mul r4 \leftarrow r2 * r3 6) - Choose with longest path to root add r1 \leftarrow r1 + r4 7) Add newly available instruction to candidate list add r2 \leftarrow r2 + r3 8) 9) mul r2 \leftarrow r2 * r3 10) add r1 \leftarrow r1 + r2 11) st $[a] \leftarrow r1$

Trace Scheduling

- Basic blocks typically contain a small number of instrs.
- With many FUs, we may not be able to keep all the units busy with just the instructions of a BB.
- Trace scheduling allows block scheduling across BBs.
- The basic idea is to dynamically determine which blocks are executed more frequently. The set of such BBs is called a trace.



The trace is then scheduled as a single BB.

Blocks that are not part of the trace must be modified to restore program semantics if/when execution goes off-trace.

15-745 © Seth Copen Goldstein 2000-5



Trace Scheduling



Software Pipelining

15-745 © Seth Copen Goldstein 2000-5

- Software pipelining is an IS technique that reorders the instructions in a loop.
 - Possibly moving instructions from one iteration to the previous or the next iteration.
 - Very large improvements in running time are possible.
- The first serious approach to software pipelining was presented by Aiken & Nicolau.
 - Aiken's 1988 Ph.D. thesis.
 - Impractical as it ignores resource hazards (focusing only on data-dependence constraints).
 - But sparked a large amount of follow-on research.

35

33

Goal of SP

 Increase distance between dependent operations by moving destination operation to a later_iteration



Can we decrease the latency?

• Lets unroll

A: $a \leftarrow ld [d]$ B: $b \leftarrow a * a$ C: st [d], bD: $d \leftarrow d + 4$ A1: $a \leftarrow ld [d]$ B1: $b \leftarrow a * a$ C1: st [d], bD1: $d \leftarrow d + 4$









SP Loop



Goal of SP

 Increase distance between dependent operations by moving destination operation to a later iteration



Example



Example

Assume operating on a infinite wide machine



Dealing with exit conditions

{			
A	i=0		loop:
B	if (i	>= N) goto done	A _i
3	^{'i} A ₀		B _{i-1}
,	Bo		C _{i-2}
	if (i	+1 == N) goto last	i++
	i=1		if (i < N) goto loop
	A ₁		epilog:
	if (i	+2 == N) goto epilog	B
	i=2		C_{i-1}
			last:
			C _i
			done:
		15-745 © Seth Copen Goldstein 2000-	5

Loop Unrolling V. SP

For SuperScalar

- Loop Unrolling reduces loop overhead
- Software Pipelining reduces fill/drain
- Best is if you combine them



50

Aiken/Nicolau Scheduling Step 1

Perform scalar replacement to eliminate memory references where possible.

for	i:=1 to N do	for	i:=1 to N do
	a := j ⊕ V[i-1]		a := j ⊕ b
	b := a ⊕ f		b := a ⊕ f
	c := e ⊕ j		c := e ⊕ j
	d := f ⊕ c		d := f ⊕ c
	e := b ⊕ d		e := b ⊕ d
	f := U[i]		f := U[i]
g:	V[i] := b	g:	V[i] := b
h:	W[i] := d	h:	W[i] := d
	j := X[i]		j := X[i]

Aiken/Nicolau Scheduling Step 2

Unroll the loop and compute the data-dependence graph (DDG).

DDG for rolled loop:



Aiken/Nicolau Scheduling Step 2, cont'd

15-745 © Seth Copen Goldstein 2000-5



Aiken/Nicolau Scheduling Step 3

15-745 © Seth Copen Goldstein 2000-5

54

56

Build a tableau of iteration number vs cycle time.



55

Aiken/Nicolau Scheduling Step 4

Find repeating patterns of instructions.



Aiken/Nicolau Scheduling Step 4

Find repeating patterns of instructions.



Aiken/Nicolau Scheduling Step 5

15-745 © Seth Copen Goldstein 2000-5

57



Aiken/Nicolau Scheduling Step 6

Find the loop body and "reroll" the loop.

	iteration						
		1	2	3	4	5	6
_	1	acfj					
	2	bd	fj				
	3	egh	a				
	4		cb	fj			
	5		dg	a			
0	6		eh	b	fj		
رد کر	7			cg	a		
ΰ	8			d	b		
	9			eh	g	fj	
	10				С	a	
	11				d	b	
	12				eh	g	
	13					с	
	14					đ	
	15					eh	

Aiken/Nicolau Scheduling Step 6

Find the loop body and "reroll" the loop.



Aiken/Nicolau Scheduling Step 7

Generate code.

(Assume VLIW-like machine for this example. The instructions on each line should be issued in parallel.)

```
a1 := j0 ⊕ b0
                              c1 := e0 ⊕ j0
                                                         f1 := U[1]
                                                                                 j1 := X[1]
    b1 := a1 ⊕ f0
                              d1 := f0 ⊕ c1
                                                         f2 := U[2]
                                                                                 j2 := X[2]
    el := b1 ⊕ d1
                              V[1] := b1
                                                         W[1] := d1
                                                                                a2 := j1 ⊕ b1
    c2 := e1 ⊕ j1
                             b2 := a2 ⊕ f1
                                                        f3 := U[3]
                                                                                j3 := X[3]
    d2 := f1 ⊕ c2
                             V[2] := b2
                                                         a3 := j2 ⊕ b2
                                                         b3 := a3 ⊕ f2 f4 := U[4]
    e2 := b2 ⊕ d2
                            W[2] := d2
                                                                                                       i4 := X[4]
    c3 := e2 ⊕ j2
                              V[3] := b3
                                                         a4 := j3 ⊕ b3 i := 3
L:
    d_i := f_{i-1} \oplus c_i
                           b_{i+1} := a_i \oplus f_i
    e_i := b_i \oplus d_i
                              W[i] := d<sub>i</sub>
                                                        V[i+1] := b_{i+1} f_{i+2} := U[I+2] j_{i+2} := X[i+2]
    c_{i+1} := e_i \oplus j_i a_{i+2} := j_{i+1} \oplus b_{i+1} i := i+1
                                                                                if i<N-2 goto L
    \mathbf{d}_{\mathbf{N}-1} := \mathbf{f}_{\mathbf{N}-2} \ \oplus \ \mathbf{c}_{\mathbf{N}-1} \ \mathbf{b}_{\mathbf{N}} := \mathbf{a}_{\mathbf{N}} \ \oplus \ \mathbf{f}_{\mathbf{N}-1}
     \mathbf{e}_{N-1}^{N-1} := \mathbf{b}_{N-1}^{N-2} \oplus \mathbf{d}_{N-1}^{N-1} \mathbb{W}[N-1] := \mathbf{d}_{N-1}^{N-1} \mathbb{V}[N] := \mathbf{b}_{N}
    c_{N} := e_{N-1} \oplus j_{N-1}
    \mathbf{d}_{N} := \mathbf{f}_{N-1} + \mathbf{c}_{N}
    e_{N} := b_{N} \oplus d_{N}
                               w[N] := d_{M}
```

Aiken/Nicolau Scheduling

Step 8

- Since several versions of a variable (e.g., j_i and $j_{i\!+\!1}$) might be live simultaneously, we need to add new temps and moves

```
a1 := j0 ⊕ b0
                           c1 := e0 ⊕ j0
                                                   f1 := U[1]
                                                                        j1 := X[1]
                          d1 := f0 ⊕ c1
                                                f2 := U[2]
    b1 := a1 ⊕ f0
                                                                        j2 := X[2]
                                                   W[1] := d1
    el := b1 ⊕ d1
                          V[1] := b1
                                                                        a2 := j1 ⊕ b1
    c2 := e1 ⊕ j1
                          j3 := X[3]
    d2 := f1 ⊕ c2
                                                   a3 := i2 ⊕ b2
                           V[2] := b2
    e2 := b2 \oplus d2
                                                   b3 := a3 ⊕ f2 f4 := U[4]
                           W[2] := d2
                                                                                           j4 := X[4]
    c3 := e2 ⊕ j2
                           V[3] := b3
                                                   a4 := j3 ⊕ b3 i := 3
T. :
    \mathbf{d}_i := \mathbf{f}_{i-1} \oplus \mathbf{c}_i
                           \mathbf{b}_{i+1} := \mathbf{a}_i \oplus \mathbf{f}_i
                           W[i] := d<sub>i</sub>
    e, := b, ⊕ d,
                                                   V[i+1] := b_{i+1} f_{i+2} := U[I+2] j_{i+2} := X[i+2]
    c_{i+1} := e_i \oplus j_i \quad a_{i+2} := j_{i+1} \oplus b_{i+1} i := i+1
                                                                       if i<N-2 goto L
    \mathbf{d}_{_{N-1}} := \mathbf{f}_{_{N-2}} \ \oplus \ \mathbf{c}_{_{N-1}} \ \mathbf{b}_{_{N}} := \mathbf{a}_{_{N}} \ \oplus \ \mathbf{f}_{_{N-1}}
    e_{N-1} := b_{N-1} \oplus d_{N-1} W[N-1] := d_{N-1} V[N] := b_{N}
    c_N := e_{N-1} \oplus j_{N-1}
    d_N := f_{N-1} + c_N
    e_{N} := b_{N} \oplus d_{N}
                           w[N] := d_{v}
```

Aiken/Nicolau Scheduling Step 8

15-745 © Seth Copen Goldstein 2000-5

- Since several versions of a variable (e.g., j_i and $j_{i\!+\!1}$) might be live simultaneously, we need to add new temps and moves

```
a1 := j0 ⊕ b0
                        c1 := e0 ⊕ j0 f1 := U[1]
                                                                j1 := X[1]
                       d1 := f0 \oplus c1 f'' := U[2]
   b1 := a1 ⊕ f0
                                                               j2 := X[2]
   el := b1 ⊕ d1
                       V[1] := b1
                                             W[1] := d1
                                                               a2 := j1 ⊕ b1
   c2 := e1 ⊕ j1
                       j' := X[3]
   d2 := f1 ⊕ c2
                      V[2] := b2
                                             a3 := j2 ⊕ b2
   e2 := b2 ⊕ d2
                       W[2] := d2
                                             b3 := a3 ⊕ f'' f4 := U[4]
                                                                                  i4 := X[4]
   c3 := e2 ⊕ j2
                        V[3] := b3
                                             a4 := j' ⊕ b3 i := 3
L:
                         b_{i+1} := a' \oplus f' \quad b' := b; a'=a; f''=f'; f'=f; j''=j'; j'=j
   d_i := f'' \oplus c_i
   e, := b' ⊕ d,
                         W[i] := d_i
                                             V[i+1] := b_{i+1} f_{i+2} := U[I+2] j_{i+2} := X[i+2]
   c<sub>i+1</sub> := e<sub>i</sub> ⊕ j'
                         a_{i+2} := j'' \oplus b_{i+1} i := i+1
                                                                if i<N-2 goto L
   \mathbf{d}_{N-1} := \mathbf{f}_{N-2} \ \oplus \ \mathbf{c}_{N-1} \ \mathbf{b}_{N} := \mathbf{a}_{N} \ \oplus \ \mathbf{f}_{N-1}
   e_{N-1} := b_{N-1} \oplus d_{N-1} W[N-1] := d_{N-1} v[N] := b_{N}
   c_N := e_{N-1} \oplus j_{N-1}
   d_N := f_{N-1} + c_N
   e_{_{N}} := b_{_{N}} \oplus d_{_{N}}
                        w[N] := d,
```

Next Step in SP

- AN88 did not deal with resource constraints.
- Modulo Scheduling is a SP algorithm that does.
- It schedules the loop based on
 - resource constraints
 - precedence constraints

Resource Constraints

- Minimally indivisible sequences, *i* and *j*, can execute together if combined resources in a step do not exceed available resources.
- R(i) is a resource configuration vector
 R(i) is the number of units of resource i
- r(i) is a resource usage vector s.t. $0 \le r(i) \le R(i)$
- Each node in G has an associated r(i)

Precedence Constraints

15-745 © Seth Copen Goldstein 2000-5

- Data Dependence + Latency of the functional unit being used
- The precedence constraint between two nodes, u and v, is the minimal delay between starting u and v in the schedule.



Software Pipelining Goal

15-745 © Seth Copen Goldstein 2000-5

- Find the same schedule for each iteration.
- Stagger by iteration initiation interval, s
- Goal: minimize *s.*



67

Modulo Resource Constraints

• Combine the resource constraints of instructions at steps i,i+s,i+2s,i+3s, etc.



Precedence Constraints

- Constraint becomes a tuple: <p,d>
 - p is the minimum iteration delay (or the loop carried dependence distance)
 - d is the delay
- For an edge, $u \rightarrow v$, we must have $\sigma(v)-\sigma(u) \ge d(u,v)-s^*p(u,v)$
- $p \ge 0$
- If data dependence is loop
 - independent p=0
 - loop-carried p>0

Iterative Approach

- minimum s that satisfies the constraints is NP-Complete.
- Heuristic:
 - Find lower and upper bounds for S
 - foreach s from lower to upper bound
 - Schedule graph.
 - If succeed, done
 - Otherwise try again

Lower Bounds

15-745 © Seth Copen Goldstein 2000-5

 Resource Constraints: S_R maximum over all resources of # of uses divided by # available



- What is lower bound. Is it tight?
- Precedence Constraints: S_E max over all cycles: d(c)/p(c)

71



75

Scheduling data structures

To schedule for initiation interval s:

- Create a resource table with s rows and R columns
- Create a vector, $\boldsymbol{\sigma}, \mbox{ of length N for n}$ instructions in the loop
 - $\sigma[n]$ = the time at which n is scheduled or NONE
- Prioritize instructions by some heuristic
 - critical path
 - resource critical

Scheduling algorithm

- pick an instruction, n
- Calculate earliest time due to dependence constraints
 - For all x=pred(n),

earliest = max(earliest, $\sigma(x)+d(x,n)-sp(x,n)$)

- try and schedule n from earliest to earliest+s-1 s.t. resource constraints are obeyed.
- If we fail, then this schedule is faulty

Scheduling algorithm - cont.

- We now schedule n at earliest, I.e., $\sigma(n)$ = earliest
- Fix up schedule
 - Successors, x, of n must be scheduled s.t. $\sigma(x) \ge \sigma(n) + d(n,x) - sp(n,x)$, otherwise they are removed.
 - All scheduled instructions (except n) that have data dependence conflicts are removed.
- repeat this some number of times until either
 - succeed, then register allocate
 - fail, then increase s

Example



Example

15-745 © Seth Copen Goldstein 2000-5



d := f ⊕ c e := b ⊕ d f := U[i] g: V[i] := b h: W[i] := d j := X[i]





instr	σ
۵	
b	
с	
d	
e	
f	
9	
h	
j	





Creating the Loop

- Create the body from the schedule.
- Determine which iteration an instruction falls into
 - Mark its sources and dest as belonging to that iteration.
 - Add Moves to update registers
- Prolog fills in gaps at beginning
 - For each move we will have an instruction in prolog, and we fill in dependent instructions
- Epilog fills in gaps at end

instr	σ
۵	3
b	4
с	5
d	6
e	7
f	0
g	7
h	8
j	1

89

91

f0 = U[0]; j0 = X[0]; FOR i = 0 to N f1 := U[i+1] j1 := X[i+1] nop a := j0 ? b b := a ? f0 c := e ? j0 d := f0 ? c e := b ? d

h: W[i] := d f0 = f1 j0 = j1 g: V[i] := b

Conditionals

15-745 © Seth Copen Goldstein 2000-5

- What about internal control structure, I.e., conditionals
- Three approaches
 - Schedule both sides and use conditional moves
 - Schedule each side, then make the body of the conditional a macro op with appropriate resource vector
 - Trace schedule the loop

What to take away

15-745 © Seth Copen Goldstein 2000-5

- Dependence analysis is very important
- Software pipelining is cool
- Registers are a key resource