#### Recitation 2:

# GPU Programming with CUDA

15-418 Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2020

### Goals for today


Learn to use CUDA

- 1. Walk through example CUDA program
- 2. Optimize CUDA performance
- 3. Debugging & profiling tools

Most of all,

#### ANSWER YOUR QUESTIONS!

### Matrix multiplication



#### Matrix multiplication (matmul)

#### Simple C++ implementation:

```
/* Find element based on row-major ordering */
#define RM(r, c, width) ((r) * (width) + (c))
// Standard multiplication
void multMatrixSimple(int N, float *matA, float *matB, float *matC) {
    for (int i = 0; i < N; i++)
        for (int j = 0; j < N; j++) {
            float sum = 0.0:
            for (int k = 0; k < N; k++)
                sum += matA[RM(i,k,N)] * matB[RM(k,j,N)];
            matC[RM(i,j,N)] = sum;
        }
}
```

### Benchmarking simple C++ matmul

./matrix -n 1024 -N 1024 -m simple

- Simple C++: 1300 ms, 1.6 Gflops
  - (45% faster than old GHC machines!)

- SPMD (single program, multiple data) parallelism
  - "Map this function to all of this data": map(f, data)
  - Similar to SIMD, but doesn't require lockstep execution

What this means: You write the "inner loop", compiler + GPU execute it in parallel

#### Simple CUDA implementation:

```
/* Find element based on row-major ordering */
#define RM(r, c, width) ((r) * (width) + (c))
// Standard multiplication
void multMatrixSimple(int N, float *matA, float *matB, float *matC) {
   for (int i = 0; i < N; i++)
        for (int j = 0; j < N; j++) {
           float sum = 0.0;
                                                           1. Find the
           for (int k = 0; k < N; k++)
               sum += matA[RM(i,k,N)] * matB[RM(k,j,N)];
                                                           inner loop
           matC[RM(i,j,N)] = sum;
```

Simple CUDA implementation:

```
__global__ void
cudaSimpleOldKernel(int N, float* dmatA, float* dmatB, float * dmatC) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    int j = blockIdx.y * blockDim.y + threadIdx.y;
    if (i >= N || i >= N)
        return;
    float sum = 0.0;
    for (int k = 0; k < N; k++) {
        sum += dmatA[RM(i,k,N)] * dmatB[RM(k,j,N)];
    dmatC[RM(i,j,N)] = sum;
```

}

2. Write it as a separate function

Simple CUDA implementation:

```
__global__ void
cudaSimpleOldKernel(int N, float* dmatA, float* dmatB, float * dmatC) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    int j = blockIdx.y * blockDim.y + threadIdx.y;
    if (i >= N || i >= N)
        return;
    float sum = 0.0;
    for (int k = 0; k < N; k++) {
        sum += dmatA[RM(i,k,N)] * dmatB[RM(k,j,N)];
    dmatC[RM(i,i,N)] = sum;
}
```

3. Compute loop index + test bound (no outer loop)

### Benchmarking simple CUDA matmul

./matrix -n 1024 -N 1024 -m cosimple

■ Simple C++: 1300 ms, 1.6 GFlops


■ Simple CUDA: 33 ms, 65 Gflops

■ (30% faster than old GHC GPU

porollelism.

...actually, not very good yet! (stay tuned)


#### **CUDA Terminology**



CMU 15-418/15-618, Spring 2020


#### **CUDA Programming Model**

Grid



- Programmer writes kernels executed by each thread
- Blocks have fast shared memory between threads
- Blocks within a grid may execute in any order

### **CUDA Programming Model**



Setup memory (from CPU to GPU)

Invoke CUDA with special syntax

Get results (from GPU to CPU)

Setup memory (from CPU to GPU)

```
These addresses are only valid on GPU

cudaMalloc((void **) &aDevData, N*N * sizeof(float));

CudaMalloc((void **) &bDevData, N*N * sizeof(float));

CudaMalloc((void **) &cDevData, N*N * sizeof(float));

CudaMemcpy(aDevData, aData, N*N * sizeof(float), cudaMemcpyHostToDevice);

CudaMemcpy(bDevData, bData, N*N * sizeof(float), cudaMemcpyHostToDevice);
```

- Invoke CUDA with special syntax
- Get results (from GPU to CPU)

- Setup memory (from CPU to GPU)
- Invoke CUDA with special syntax

```
#define N 1024
#define LBLK 32
dim3 threadsPerBlock(LBLK, LBLK);
dim3 blocks(updiv(N, LBLK), updiv(N, LBLK)); // updiv() divides + rounds up
cudaSimpleKernelOld
cudaSimpl
```

Get results (from GPU to CPU)

These addresses are only valid on GPU

- Setup memory (from CPU to GPU)
- Invoke CUDA with special syntax
- Get results (from GPU to CPU)

Need to move data

manually (separate

#### Compiling + running CUDA

- CUDA code is in separate \*.cu file (cudaMatrix.cu)
  - Compiled like: nvcc cudaMatrix.cu -03 -c -o cudaMatrix.o
  - (See assignment 2 for \$PATH, etc)

- Linked with gcc + flags, e.g.:
  - g++ -03 -L/path/to/cuda -1cudart -o matrix \*.o


- Run like a normal program, e.g.:
  - ./matrix

## Profiling performance: How well are we doing?


- CUDA 10 introduced "Nsight" profiling tools
  - Require root permissions; we are trying to resolve

- Deprecated:
- Run "nvprof" to generate analysis data
  - nvprof --analysis-metrics -f -o cosimple.nvprof
     ./matrix -n 1024 -N 1024 -m cosimple
  - (nvprof has many other options)
- Visualize profile with nvvp cosimple.nvprof
  - You will want to run this locally so X-windows doesn't lag

### nvprof/nvvp Profiling Results




### nvprof/nvvp Profiling Results




#### matmul is memory bound!

#### GPU microarchitecture




### **CUDA Programming Model**

Grid



## Streaming multiprocessor (SM) microarchitecture



Within an SM, thread blocks are broken into warps for execution


#### Improving matmul memory usage

Why is matmul accessing memory so much?

```
__global__ void
cudaSimpleOldKernel(int N, float* dmatA,
                    float* dmatB, float * dmatC) {
    int i = blockIdx.x * blockDim.x + threadIdx.x:
    int j = blockIdx.y * blockDim.y + threadIdx.y;
    if (i >= N || i >= N)
        return;
    float sum = 0.0;
    for (int k = 0; k < N; k++) {
        sum += dmatA[RM(i,k,N)] * dmatB[RM(k,j,N)];
    dmatC[RM(i,j,N)] = sum;
}
```

## Improving matmul memory usage: Peeking under the hood

- Need to think about how threads within a warp access memory...
  - (This is bad warps aren't part of programming model)
- CUDA maps threads → warps row-major: Same y values, consecutive x values
  - Warp 0:(0,0) (1,0) (2,0) ... (31,0)



## Improving matmul memory usage: Warp memory access pattern

What memory locations does warp 0 access?

```
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
```

- Access: dmatA[RM(i,k,N)], dmatB[RM(k,j,N)],
  dmatC[RM(i,j,N)] where RM(i,j,N) = i\*N + j
- Threads have same y + consecutive x →
- Threads accesses the same j + consecutive i →
- Threads access memory at stride of N floats →
- 1 reads + 1 writes per thread

## Improving matmul memory usage: Better spatial locality

What if we flipped it around?

```
int i = blockIdx.y * blockDim.y + threadIdx.y;
int j = blockIdx.x * blockDim.x + threadIdx.x;
```

- Threads have same y + consecutive x →
- Threads access the same i + consecutive j →
- Threads access memory at stride of 1 →
- GPU coalesces reads + writes to memory block →
- 1 read + 1 write per warp (if large memory blocks)

### Benchmarking improved simple CUDA matmul


./matrix -n 1024 -N 1024 -m csimple

- Simple C++: 1300 ms, 1.6 Gflops
- Simple CUDA: 33 ms, 65 Gflops
- Simple++ CUDA: 2.4 ms, 900 Gflops
  - (>2× faster than old GHC machines!)

### Profiling improved simple CUDA matmul \*\*\*

- nvprof --analysis-metrics -f -o csimple.nvprof ./matrix -n 1024 -N 1024 -m csimple
- nvvp csimple.nvprof

Doing better!



Still memory bound, though

\*\*\* - Using deprecated profiling tools

#### CUDA disassembly + its limits


You can look at PTX assembly: cuobjdump --dump-ptx matrix

 ...But you will not see difference in this case (Coalescing done by hardware, not compiler)


```
.visible .entry _Z19cudaSimpleKernelOldiPfS_S_(
...
ld.global.f32 %f6, [%rd9];
ld.global.f32 %f7, [%rd7];
...
st.global.f32 [%rd12], %f9;
...
St.global.f32 [%rd12], %f9;
...
St.global.f32 [%rd12], %f9;
...
CMU 15-418/15-618, Spring 2020
```

## Blocked matmul: Even better memory usage

Problem: Entire matrix doesn't fit in local cache



- Classic solution: Block into sub-matrices that do fit in cache, and then multiply and sum sub-matrices
  - (This is just a re-association of the original computation)



CMU 15-418/15-618, Spring 2020

#### Blocked matmul: C++ version

```
void multMatrixBlocked(int N, float *matA, float *matB, float *matC) {
    /* Zero out C */
    memset(matC, 0, N * N * sizeof(float));
    int i, j, k;
    for (i = 0; i <= N-SBLK; i+= SBLK) {
                                                Outer loops iterate over submatrices in
        for (j = 0; j \leftarrow N-SBLK; j+=SBLK) {
                                                steps of SBLK
            for (k = 0; k \le N-SBLK; k+= SBLK) {
                for (int bi = 0; bi < SBLK; bi++) {
                     for (int bj = 0; bj < SBLK; bj++) {
                                                             Inner bi, bi loops
                         float sum = 0.0:
                                                             iterate over sub-
                         for (int bk =0; bk < SBLK; bk++)
                                                             matrix and
                             sum += matA[RM(i+bi,k+bk,N)]
                                                             accumulate into
                                 * matB[RM(k+bk,j+bj,N)];
                                                             output matrix
                         matC[RM(i+bi,j+bj,N)] += sum;
                    }
            } }
```

Note: This code assumes SBLK evenly divides N; need extra loops for "leftovers" in general

### Benchmarking blocked matmul in C++

./matrix -n 1024 -N 1024 -m block

- Simple C++: 1300 ms, 1.6 Gflops
- Simple CUDA: 33 ms, 65 Gflops
- Simple++ CUDA: 2.4 ms, 900 Gflops

- Block C++: 500 ms, 4.3 Gflops
  - (Only 20% faster than old GHC machines)

#### Blocked matmul: CUDA version

1. Find the inner loop

2. Write it as a separate function

3. Compute indices from block/thread id

```
__global__ void
cudaBlockKernelCoarse(int N, float *dmatA, float *dmatB, float *dmatC) {
  int i = blockIdx.y * blockDim.y + threadIdx.y; i *= LBLK; Map threads across
int j = blockIdx.x * blockDim.x + threadIdx.x; j *= LBLK;
                                                                    submatrices
  for (int bi = 0; bi < LBLK; bi++)
    for (int bi = 0; bi < LBLK; bi++)
      dmatC[RM(i+bi.i+bi.N)] = 0:
  for (int k = 0; k \le N-LBLK; k+=LBLK) {
    for (int bi = 0; bi < LBLK; bi++) {
                                                Compute submatrix product
      for (int bj = 0; bj < LBLK; bj++) {
         float sum = 0.0:
         for (int bk = 0; bk < LBLK; bk++) {
           sum += dmatA[RM(i+bi,k+bk,N)]
             * dmatB[RM(k+bk,j+bj,N)];
         dmatC[RM(i+bi,j+bj,N)] += sum;
```

# Blocked matmul: Attempt #1 + Local memory

```
_global___ void cudaBlockKernelCoarse(int N, float *dmatA, float *dmatB,
float *dmatC) {
  int i = blockIdx.y * blockDim.y + threadIdx.y; i *= LBLK;
  int j = blockIdx.x * blockDim.x + threadIdx.x; j *= LBLK;
  float subA[LBLK * LBLK]; Keep a local copy
  float subC[LBLK * LBLK]; of submatrix
  for (int bi = 0; bi < LBLK; bi++) /* Zero out C */</pre>
    for (int bj = 0; bj < LBLK; bj++)
       subC[RM(bi,bj,LBLK)] = 0;
  for (int k = 0; k \le N-LBLK; k+=LBLK) {
    for (int bi = 0; bi < LBLK; bi++) {
      for (int bj = 0; bj < LBLK; bj++) {
   subA[RM(bi,bj,LBLK)] = dmatA[RM(i+bi,k+bj,N)];
   subB[RM(bi,bj,LBLK)] = dmatB[RM(k+bi,j+bj,N)];
</pre>

Explicitly read from
   global to local memory
    for (int bi = 0; bi < LBLK; bi++) {
       for (int bj = 0; bj < LBLK; bj++) {
  float sum = 0.0;</pre>
         for (int bk = 0; bk < LBLK; bk++) {
                                                                         Only reference
            sum += subA[RM(bi,bk,LBLK)] * subB[RM(bk,bj,LBLK)];
                                                                         local copy in loop
         subC[RM(bi,bj,LBLK)] += sum;
  for (int bi = 0; bi < LBLK; bi++)
                                                               Explicitly write from
    for (int bj = 0; bj < LBLK; bj++)
       dmatC[RM(i+bi,j+bj,N)] = subC[RM(bi,bj,LBLK)]; local to global memory
                                CMU 15-418/15-618, Spring 2020
```

### Benchmarking blocked matmul

./matrix -n 1024 -N 1024 -m block


- Simple C++: 1300 ms, 1.6 Gflops
- Simple CUDA: 33 ms, 65 Gflops
- Simple++ CUDA: 2.4 ms, 900 Gflops

- Block C++: 500 ms, 4.4 Gflops
- Block CUDA: 107 ms, 20 Gflops 😊
  - (0% speedup over old GHC machines)

### Profiling blocked matmul \*\*\*

- nvprof --analysis-metrics -f -o ccblock.nvprof
  ./matrix -n 1024 -N 1024 -m ccblock
- nvvp ccblock.nvprof

■ Huh...



\*\*\* - Using deprecated profiling tools

## Blocked matmul: What went wrong?

How much parallelism is there in our first attempt?

- $\blacksquare$  Each thread generates  $32 \times 32$  output elements
- Each thread block is 32 × 32 threads
- There are  $1024 \times 1024$  output elements
- → We only spawn one thread block!
- Need to split loops across more threads

- lacktriangle Original matmul had one thread for each output element: 1024 imes 1024 threads
  - 1 thread for each i, j loop iteration in C++ code
- Idea: Unroll the inner bi & bj loops in Attempt #1 across a threads in a block
- → Thread block shares a single copy of submatrix

```
__global__ void cudaBlockKernel(int N, float *dmatA, float *dmatB, float *dmatC) {
 int i = blockIdx.y * blockDim.y + threadIdx.y; Each thread responsible for one output
 int j = blockIdx.x * blockDim.x + threadIdx.x;
                                                element (like original CUDA code)
 int bi = threadIdx.y; But now mapped within
 int bj = threadIdx.x; a LBLK × LBLK block
  <u>__shared__</u> float subA[LBLK * LBLK]; Keep a block-shared
 __shared__ float subB[LBLK * LBLK]; copy of submatrix
 float sum = 0:
 for (int k = 0; k < N; k += LBLK) {
   subA[RM(bi,bj,LBLK)] = dmatA[RM(i,k+bj,N)]; Explicitly read from
   subB[RM(bi,bj,LBLK)] = dmatB[RM(k+bi,j,N)];
                                               global to shared memory
   for (int bk = 0; bk < LBLK; bk++) {
                                                         Only reference shared
     sum += subA[RM(bi,bk,LBLK)] * subB[RM(bk,bj,LBLK)];
                                                         copy in loop
 dmatC[RM(i,j,N)] = sum; Explicitly write from
                                                     Is this code correct?
                         local to global memory
```

```
__global__ void cudaBlockKernel(int N, float *dmatA, float *dmatB, float *dmatC) {
 int i = blockIdx.y * blockDim.y + threadIdx.y;
 int j = blockIdx.x * blockDim.x + threadIdx.x;
 int bi = threadIdx.y:
 int bj = threadIdx.x;
 __shared__ float subA[LBLK * LBLK];
 __shared__ float subB[LBLK * LBLK];
 float sum = 0:
 for (int k = 0; k < N; k += LBLK) {
   subA[RM(bi,bj,LBLK)] = dmatA[RM(i,k+bj,N)];
                                                             Need barriers across thread
   subB[RM(bi,bj,LBLK)] = dmatB[RM(k+bi,j,N)];
                                                           block to ensure subA/subB are
   __syncthreads();
                                                             ready to be read/updated
   for (int bk = 0; bk < LBLK; bk++) {
     sum += subA[RM(bi,bk,LBLK)] * subB[RM(bk,bj,LBLK)];
                                                               (A block is executed as
    _syncthreads();
                                                              multiple warps, which can
                                                              proceed at different rates
 dmatC[RM(i,j,N)] = sum;
                                                                 through the kernel)
```

### Benchmarking improved blocked matmul

./matrix -n 1024 -N 1024 -m cblock

- Simple C++: 1300 ms, 1.6 Gflops
- Simple CUDA: 33 ms, 65 Gflops
- Simple++ CUDA: 2.4 ms, 900 Gflops

- Block C++: 500 ms, 4.4 Gflops
- Block CUDA: 100 ms, 20 Gflops
- Block++ CUDA: 1.9ms, 1130 Gflops
  - (7% speedup over old GHC machines)

# Benchmarking at $2048 \times 2048$ (8 × more work)

- ./matrix -n 2048 -N 2048 -m ...
- Big drop-off—data falls out of L3 cache

  Simple C++: 44000 ms, 0.4 Gflops
- Simple CUDA: 208 ms, 82 Gflops
- Simple++ CUDA: 18 ms, 940 Gflops
- Block C++: 5500 ms, 3.2 Gflops
   Block CUDA: 206 ms, 83 Gflops
   Block CUDA: 206 ms, 83 Gflops
- Block++ CUDA: 15ms, 1180 Gflops

### Debugging tips and pitfalls

- printf() is available, but will reorder or lose output
  - So be cautious using printf() for debugging!

#### Check your error codes

### Debugging tips and pitfalls

■ Write reference version on host in C++

 Watch out for out-of-bounds memory errors (all kinds of crazy stuff will happen)

Don't assume stuff about N (e.g., that it's a multiple of LBLK)

cuda-gdb lets you step through + inspect code

### Debugging tips and pitfalls

What will happen here?

```
for (int k = 0; k < N; k+= LBLK) {
   if (i >= N || j >= N) continue;
   // Some computation
   __syncthreads();
   // Some more computation
   __syncthreads();
}
```

### Optimization advice

- Get the high-level abstraction + implementation first
  - Don't start with low-level optimizations
- Use nvprof to figure out where your bottleneck is
  - Low utilization of compute + memory → no parallelism
  - Low utilization of compute → memory bound
  - Low utilization of memory → compute bound
- Memory is often key
  - E.g., when to use local/shared/global memory

### CUDA syntax

- \_\_shared\_\_/\_\_global\_\_: Place variable in block-/device-shared memory
- cudaMalloc/cudaMemcpy/cudaFree: Manage device memory (flag sets to/from device)
- syncthreads(): Barrier within a thread block
- \* kernel <<<bloom> locks, threadsPerBlock>>>(): Invoke kernel on device
- blockIdx/threadIdx: current block/thread idx
- blockDim/gridDim: Num threads per block/blocks per grid

### CUDA as a vector processor

#### NVIDIA has abused architecture terminology badly

CUDA/GPU Terminology	Classic vector terminology
Grid	Vectorizable loop
Thread	Loop iteration
Block	śś
Warp	Thread
GPU/Device	Vector multicore
SM (streaming multiprocessor)	Core
Core	(Vector) Lane
Global memory	Memory
Shared memory	Local memory
Local memory	Registers