Lecture 10: Cache Coherence: Part I
Shared memory multi-processor

- Processors read and write to shared variables
  - More precisely: processors issues load and store instructions
- Intuitively... reading value at address should return the last value written at the address by any processor
The cache coherence problem

Modern processors replicate contents of memory in local caches
Result of writes: processors can have different values for the same memory location

Chart shows value of foo (variable stored at address X) stored in main memory and in each processor’s cache

** Assumes write-back cache behavior
The cache coherence problem

- Reading value at address X should return the last value written at address X by any processor.

- Coherence problem exists because there is both global state (main memory) and local state (contents of private processor caches).
Cache hierarchy of Intel Core i7

64 byte cache line size

L1: (private per core)
32 KB
8-way set associative, write back
2 x 16B loads + 1 x 16B store per clock
4-6 cycle latency
10 outstanding misses

L2: (private per core)
256 KB
8-way set associative, write back
32B / clock, 12 cycle latency
16 outstanding misses

L3: (per chip)
8 MB, inclusive
16-way set associative
32B / clock per bank
26-31 cycle latency

Review: key terms
- cache line
- write back vs. write through policy
- inclusion
Intuitive expectation of shared memory

- Reading value at address should return the last value written at the address *by any processor*.

- Uniprocessor, providing this behavior is fairly simple, since writes typically come from one client: the processor
  - Exception: I/O via DMA
Coherence is an issue in a single CPU system

Consider I/O device performing DMA data transfer

- Common solutions:
  - CPU writes using uncached stores (e.g., driver code)
  - OS support:
    - mark pages containing shared buffers as uncached
    - OS flushes pages from cache when I/O completes

- In practice DMA transfers are infrequent compared to CPU loads/store (slower solutions are acceptable)
Problems with the intuition

- Reading value at address should return the last value written at the address by any processor.

- What does “last” mean?
  - What if two processors write at the same time?
  - What if a write by P1 is followed by a read from P2 so close in time, it’s impossible to communicate occurrence to other processors?

- In a sequential program, “last” is determined by program order (not time)
  - Holds true within a thread of a parallel program
  - But need to come up with a meaningful way to describe orders across threads
Definition: coherence

A memory system is coherent if:

The results of a parallel program’s execution are such that for each memory location, there is a hypothetical serial order of all program operations to the location that is consistent with the results of execution, and:

1. Memory operations issued by any one process occur in the order issued by the process

2. The value returned by a read is the value written by the last write to the location in the serial order
Definition: coherence (said differently)

A memory system is coherent if:

1. A read by processor P to address X that follows a write by P to address X, should return the value of the write by P (assuming no other processor wrote to X in between)

2. A read by a processor to address X that follows a write by another processor to X returns the written value... if the read and write are sufficiently separated in time (assuming no other write to X occurs in between)

3. Writes to the same location are serialized; two writes to the same location by any two processors are seen in the same order by all processors. (Example: if values 1 and then 2 are written to address X, no processor observes 2 before 1)

Condition 1: program order (as expected of a uniprocessor system)
Condition 2: write propagation: The news of the write has to eventually get to the other processors. Note that precisely when it is propagated is not defined by definition of coherence.
Condition 3: write serialization
Write serialization

Writes to the same location are serialized; two writes to the same location by any two processors are seen in the same order by all processors.

(Example: if values 1 and then 2 are written to address X, no processor observes 2 before 1)

Example: P1 writes value $a$ to X. Then P2 writes value $b$ to X.

Consider situation where processors observe different order of writes:

<table>
<thead>
<tr>
<th>Order observed by P1</th>
<th>Order observed by P2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x \leftarrow a$</td>
<td>$x \leftarrow b$</td>
</tr>
<tr>
<td>$\vdots$</td>
<td>$\vdots$</td>
</tr>
<tr>
<td>$x \leftarrow b$</td>
<td>$x \leftarrow a$</td>
</tr>
</tbody>
</table>

In terms of first coherence definition: there is no global ordering of loads and stores to X that is in agreement with results of this parallel program.
Coherence vs. consistency

- Coherence defines behavior of reads and writes to the same memory location.

- “Memory consistency” defines the behavior of reads and writes with respect to accesses to other locations (topic of a future lecture).
  - Consistency deals with the WHEN of write propagation.

- For the purposes of this lecture:
  - If processor writes to address X and then writes to address Y. Then any processor that sees result of write to Y, also observes result of write to X.
Implementing coherence

- **Software-based solutions**
  - OS uses page fault mechanism to propagate writes
  - Implementations provide memory coherence over clusters of workstations
  - We won’t discuss these solutions

- **Hardware-based solutions**
  - “Snooping” based
  - Directory based
  - The subject of the next couple of lectures
Shared caches: coherence made easy

- Obvious scalability problems
  - Interference / contention
- But can have benefits:
  - Fine-grained sharing (overlapping working sets)
  - Actions by one processor might pre-fetch for another
Snooping cache-coherence schemes

- All coherence-related activity is broadcast to all processors (actually, cache controllers) in the system

- Cache controllers monitor (“snoop”) memory operations, and react accordingly to maintain memory coherence

Notice: now cache controller must respond to actions from “both ends”:

1. LD/ST requests from its processor
2. Coherence-related activity broadcast over-interconnect
### Very simple coherence implementation

**Write-through caches**

- Granularity of coherence is cache block
- Upon write, broadcast invalidation
- Next read from other processors will trigger cache miss
  (retrieve updated value due to write-through policy)

<table>
<thead>
<tr>
<th>Action</th>
<th>Bus activity</th>
<th>P0 $</th>
<th>P1 $</th>
<th>mem location X</th>
</tr>
</thead>
<tbody>
<tr>
<td>P0 load X</td>
<td>cache miss for X</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>P1 load X</td>
<td>cache miss for X</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>P0 write 100 to X</td>
<td>invalidation for X</td>
<td>100</td>
<td></td>
<td>100</td>
</tr>
<tr>
<td>P1 load X</td>
<td>cache miss for X</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
</tbody>
</table>
Write-through invalidation: state diagram

A / B: if action A is observed by cache controller, action B is taken

- - - - - - Broadcast (bus) initiated transaction

→ Processor initiated transaction

Requirements of the interconnect:
1. All write transactions visible to all cache controllers
2. All write transactions visible to all cache controllers in the same order

Simplifying assumptions here:
1. Interconnect and memory transactions are atomic
2. Process waits until previous memory operations is complete before issuing next memory operation
3. Invalidation applied immediately as part of receiving invalidation broadcast

** Write no-allocate policy (for simplicity)
Write-through policy is inefficient

- Every write operation goes out to memory
  - Very high bandwidth requirements

- Write-back caches absorb most write traffic as cache hits
  - Significantly reduces bandwidth requirements
  - But now how do we ensure write propagation/serialization?
  - Require more sophisticated coherence protocols
Review: write miss behavior of write-back cache
(uniprocessor case)

Example: code executes `int x = 1;`

1. Processor performs write to address in line that is not resident in cache
2. Cache loads line from memory
3. One word in cache is updated
4. Cache line is marked as dirty

<table>
<thead>
<tr>
<th>Line state</th>
<th>Tag</th>
<th>Data (64 bytes on Intel Core i7)</th>
</tr>
</thead>
</table>

Dirty bit
Dirty state of cache line now indicates exclusive ownership
- Exclusive: only cache with a valid copy
- Owner: responsible for supplying data upon request
Invalidation-based write-back protocol

- A line in the “exclusive” state can be modified without notifying other caches
  - Other caches don’t have the line resident, so other processors cannot read these values [without generating a memory read transaction]

- Can only write to lines in the exclusive state
  - If processor performs a write to line that is not exclusive in cache, cache controller first broadcasts a read-exclusive transaction
  - Read-exclusive tells other caches about impending write (“you can’t read anymore, because I’m going to write”)
  - Read-exclusive transaction is required even if line is valid in processor’s local cache
  - Dirty state implies exclusive

- When cache controller snoops a read exclusive for a line it contains
  - Must invalidate the line in its cache
Basic MSI write-back invalidation protocol

- **Key tasks of protocol**
  - Obtaining exclusive access for a write
  - Locating most recent copy of data on cache miss

- **Cache line states**
  - Invalid (I)
  - Shared (S): line valid in one or more caches
  - Modified (M): line valid in exactly one cache (a.k.a. “dirty” or “exclusive” state)

- **Processor events**
  - PrRd (read)
  - PrWr (write)

- **Bus transactions**
  - BusRd: obtain copy of line with no intent to modify
  - BusRdX: obtain copy of line with intent to modify
  - BusWB: write line out to memory
MSI state transition diagram

A / B: if action A is observed by cache controller, action B is taken

- Broadcast (bus) initiated transaction
- Processor initiated transaction

Alternative state names:
- E (exclusive, read/write access)
- S (potentially shared, read-only access)
- I (invalid, no access)
Does MSI satisfy coherence?

- **Write propagation**
  - Via invalidation

- **Write serialization**
  - Writes that appear on bus are ordered by the order they appear on bus (BusRdX)
  - Reads that appear on bus are ordered by order they appear on bus (BusRd)
  - Writes that don’t appear on the bus (PrWr to line already in M state):
    - Sequence of writes to line comes between two bus transactions for the line
    - All writes in sequence performed by same processor, P (that processor certainly observes them in correct sequential order)
    - All other processors observe notification of these writes only after a bus transaction for the line. So all the writes come before the transaction.
    - So all processors see writes in the same order.
MESI invalidation protocol

- MSI requires two bus transactions for the common case of reading data, then writing to it
  - Transaction 1: BusRd to move from I to S state
  - Transaction 2: BusRdX to move from S to M state

- This inefficiency exists even if application has no sharing at all

- Solution: add additional state E (“exclusive clean”)
  - Line not modified, but only this cache has copy
  - Decouples exclusivity from line ownership (line not dirty, so copy in memory is valid copy of data)
  - Upgrade from E to M does not require a bus transaction
MESI state transition diagram

- **M (Modified)**
  - PrRd / --
  - PrWr / --
  - PrWr / BusRdX

- **E (Exclusive)**
  - PrRd / --
  - PrWr / --

- **S (Shared)**
  - PrRd / --
  - PrRd / BusRd (no other cache asserts shared)
  - BusRd / --

- **I (Invalid)**
  - PrRd / BusRd (another cache asserts shared)
  - BusRdX / --

- **BusRdX / flush**
  - BusRdX / --

- **BusRd / flush**
  - BusRd / --

(CMU 15-418, Spring 2012)
Lower-level choices

- Who should supply data on a cache miss when line is in the E or S state of another cache?
  - Can get data from memory or can get data from another cache
  - If source is another cache, which one should provide it?

- Cache-to-cache transfers add complexity, but commonly used today to reduce both latency of access and memory bandwidth requires
Increasing efficiency (and complexity)

- **MOESI (5-stage invalidation-based protocol)**
  - In MESI protocol, transition from M to S requires flush to memory
  - Instead transition from M to O (“owned, but not exclusive”) and **do not** flush to memory
  - Other processors maintain shared line in S state, one processor maintains line in O state
  - Data in memory is stale, so cache with line in O state must service cache misses
  - Used in AMD Opteron

- **MESIF (5-stage invalidation-based protocol)**
  - Like MESI, but one cache holds shared line in F state rather than S (F=“forward”)
  - Cache with line in F state services miss
  - Simplifies decision of which cache should service miss (basic MESI: all caches respond)
  - Used by Intel
Implications of implementing coherence

- Each cache must listen and react to all coherent traffic broadcast on interconnect
  - Duplicate cache tags so that tag lookup in response to coherence actions does not interfere with processor loads and stores

- Additional traffic on interconnect
  - Can be significant when scaling to higher core counts

- To date, GPUs do not implement cache coherence
  - Thus far, overhead of coherence deemed not worth it for graphics applications
Implications to software developer

What could go wrong with this code?

```c
// allocate per thread variable for local accumulation
int myCounter[NUM_THREADS];
```

Better:

```c
// allocate per thread variable for local accumulation
struct PerThreadState {
    int myCounter;
    char padding[64 - sizeof(int)];
};
PerThreadState myCounter[NUM_THREADS];
```
False sharing

- Condition where two threads write to different variables, but variable’s addresses map to same cache line

- Cache line ping-pongs between caches of writing processors, generating significant amounts of communication due to coherence protocol

- No inherent communication, all artifactual communication

- Can be a factor in when programming for cache coherent architectures (assignment 3)