

**Problem 1. (10 points):**

The following problem concerns basic cache lookups.

- The memory is byte addressable.
- Memory accesses are to **1-byte words** (not 4-byte words).
- Physical addresses are 13 bits wide.
- The cache is 4-way set associative, with a 4-byte block size and 32 total lines.

In the following tables, **all numbers are given in hexadecimal**. The *Index* column contains the set index for each set of 4 lines. The *Tag* columns contain the tag value for each line. The *V* column contains the valid bit for each line. The *Bytes 0–3* columns contain the data for each line, numbered left-to-right starting with byte 0 on the left.


The contents of the cache are as follows:

4-way Set Associative Cache																								
Index	Tag	V	Bytes 0–3				Tag	V	Bytes 0–3				Tag	V	Bytes 0–3									
0	F0	1	ED	32	0A	A2	8A	1	BF	80	1D	FC	14	1	EF	09	86	2A	BC	0	25	44	6F	1A
1	0C	0	03	3E	CD	38	A0	0	16	7B	ED	5A	8A	1	8E	4C	DF	18	E4	1	FB	B7	12	02
2	8A	1	54	9E	1E	FA	B6	1	DC	81	B2	14	00	1	B6	1F	7B	44	74	0	10	F5	B8	2E
3	BE	0	2F	7E	3D	A8	C0	1	27	95	A4	74	C4	0	07	11	6B	D8	8A	1	C7	B7	AF	C2
4	7E	1	32	21	1C	2C	8A	1	22	C2	DC	34	BE	1	BA	DD	37	D8	DC	0	E7	A2	39	BA
5	98	0	A9	76	2B	EE	54	0	BC	91	D5	92	98	1	80	BA	9B	F6	8A	1	48	16	81	0A
6	38	1	5D	4D	F7	DA	82	1	69	C2	8C	74	8A	1	A8	CE	7F	DA	3E	1	FA	93	EB	48
7	8A	1	04	2A	32	6A	9E	0	B1	86	56	0E	CC	1	96	30	47	F2	06	1	F8	1D	42	30

**Part 1**

The box below shows the format of a physical address. Indicate (by labeling the diagram) the fields that would be used to determine the following:

- CO* The block offset within the cache line
- CI* The cache index
- CT* The cache tag



## Part 2

For the given physical address, indicate the cache entry accessed and the cache byte value returned **in hex**. Indicate whether a cache miss occurs. If there is a cache miss, enter “-” for “Cache Byte returned”.

**Physical address:** 0x1314

Physical address format (one bit per box)

12	11	10	9	8	7	6	5	4	3	2	1	0
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Physical memory reference

Parameter	Value
Cache Offset (CO)	0x
Cache Index (CI)	0x
Cache Tag (CT)	0x
Cache Hit? (Y/N)	
Cache Byte returned	0x

**Physical address:** 0x08DF

Physical address format (one bit per box)

12	11	10	9	8	7	6	5	4	3	2	1	0
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Physical memory reference

Parameter	Value
Cache Offset (CO)	0x
Cache Index (CI)	0x
Cache Tag (CT)	0x
Cache Hit? (Y/N)	
Cache Byte returned	0x

### Part 3

For the given contents of the cache, list all of the hex physical memory addresses that will hit in Set 3. To save space, you should express contiguous addresses as a range. For example, you would write the four addresses 0x1314, 0x1315, 0x1316, 0x1317 as 0x1314--0x1317.

Answer: \_\_\_\_\_

The following templates are provided as scratch space:

12	11	10	9	8	7	6	5	4	3	2	1	0

12	11	10	9	8	7	6	5	4	3	2	1	0

12	11	10	9	8	7	6	5	4	3	2	1	0

### Part 4

For the given contents of the cache, what is the probability (expressed as a percentage) of a cache hit when the physical memory address ranges between 0x1140 - 0x115F. Assume that all addresses are equally likely to be referenced.

Probability = \_\_\_\_\_%

The following templates are provided as scratch space:

12	11	10	9	8	7	6	5	4	3	2	1	0

12	11	10	9	8	7	6	5	4	3	2	1	0

12	11	10	9	8	7	6	5	4	3	2	1	0