Machine-Level Programming I: Basics

15-213/18-213: Introduction to Computer Systems

5th Lecture, Tue. May 27, 2015

Instructors:

Nathaniel Filardo and Greg Kesden

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Intel x86 Processors

Dominate laptop/desktop/server market

Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

Complex instruction set computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!
 - In terms of speed and maybe even low power, these days


Intel x86 Evolution: Milestones

Name	Date	Transistors	WHZ
8086	1978	29 K	5-10
■ First 16-bit I	ntel processor	. Basis for IBM PC & DO	OS
1MB addres	s space		
386	1985	275K	16-33
First 32 bit I	ntel processor	, referred to as IA32	
Added "flat	addressing", c	apable of running Unix	
■ Pentium 4F	2004	125M	2800-3800
First 64-bit I	ntel processor	, referred to as x86-64	
■ Core 2	2006	291M	1060-3500
First multi-co	ore Intel proce	essor	
■ Core i7	2008	731M	1700-3900
■ Four cores (our shark mac	hines)	

Intel x86 Processors, cont.

Machine Evolution

386	1985	0.3M
Pentium	1993	3.1M
Pentium/MMX	1997	4.5M
PentiumPro	1995	6.5M
Pentium III	1999	8.2M
Pentium 4	2001	42M
Core 2 Duo	2006	291M
Core i7	2008	731M




Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

2013 State of the Art

Core i7 Haswell 2013 1.4B



■ Features:

4 cores Max 4.0 GHz Clock 84 Watts

x86 Clones: Advanced Micro Devices (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

■ Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

Intel's 64-Bit History

- Intel Attempted Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- AMD Stepped in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

Our Coverage

■ IA32

- The traditional x86
- shark> gcc -m32 hello.c

■ x86-64

- The emerging standard
- shark> gcc hello.c
- shark> gcc -m64 hello.c

Presentation

- Book presents IA32 in Sections 3.1—3.12
- Covers x86-64 in 3.13
- We will cover both simultaneously
- Some labs will be based on x86-64, others on IA32


Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand to write assembly code.
 - Examples: instruction set specification, registers.
- **Microarchitecture:** Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs (Intel): IA32, x86-64

Assembly Programmer's View



Programmer-Visible State


- PC: Program counter
 - Address of next instruction
 - Called "EIP" (IA32) or "RIP" (x86-64)
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching

Memory

- Byte addressable array
- Code and user data
- Stack to support procedures

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -O1 p1.c p2.c -o p
 - Use basic optimizations (-O1)
 - Put resulting binary in file p



Compiling Into Assembly

C Code (p1.c)

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

Generated IA32 Assembly

```
pushl %ebp
movl %esp,%ebp
movl 12(%ebp),%eax
addl 8(%ebp),%eax
popl %ebp
ret
```

Obtain (on shark machine) with command

```
gcc -01 -m32 -S p1.c
```

Produces file p1.s

Warning: Will get very different results on non-Shark machines (Andrew Linux, Mac OS-X, ...) due to different versions of gcc and different compiler settings.

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- **■** Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code

Code for sum

0xc3

```
0x08483f4 < sum > :
    0x55
    0x89
    0xe5
    0x8b
    0 \times 45
    0x0c
    0x03
    0x45
    0x08

    Total of 11 bytes

    0x5d
               Each instruction
```

1, 2, or 3 bytes

Starts at address

0x08483f4

- **Assembler**
 - Translates .s into .o

 - Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are dynamically linked
 - Linking occurs when program begins execution

Machine Instruction Example

```
int t = x+y;
```

```
addl 8(%ebp),%eax
```

Similar to expression:

```
More precisely:
int eax;
int *ebp;
eax += ebp[2]
```

x += y

0x80483fa: 03 45 08

C Code

Add two signed integers

Assembly

- Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
- Operands:

x: Register %eax

y: Memory M[%ebp+8]

t: Register %eax

- Return function value in %eax

Object Code

- 3-byte instruction
- Stored at address 0x80483fa

Disassembling Object Code

Disassembled

```
080483f4 <sum>:
80483f4:
          55
                    push
                            %ebp
80483f5: 89 e5
                            %esp,%ebp
                    mov
80483f7: 8b 45 0c mov
                            0xc(%ebp),%eax
80483fa: 03 45 08 add
                            0x8(%ebp), %eax
80483fd:
          5d
                            %ebp
                    pop
80483fe:
          c3
                     ret
```

Disassembler

```
objdump -d p
```

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

Alternate Disassembly

Object

Disassembled

```
0x080483f4:
0x55
0x89
0xe5
0x8b
0x45
0x0c
0x03
0x45
0x03
0x45
0x08
0x5d
0xc3
```

```
Dump of assembler code for function sum:
0x080483f4 < sum + 0>:
                                 %ebp
                         push
0x080483f5 < sum + 1>:
                                 %esp,%ebp
                         mov
0x080483f7 < sum + 3>:
                                 0xc(%ebp),%eax
                         mov
0 \times 080483 fa < sum + 6 > :
                       add
                                 0x8(%ebp), %eax
0x080483fd < sum + 9>:
                                 %ebp
                         pop
0x080483fe < sum + 10>:
                         ret
```

Within gdb Debugger

```
gdb p
disassemble sum
```

Disassemble procedure

```
x/11xb sum
```

Examine the 11 bytes starting at sum

What Can be Disassembled?


```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                        push
                              %ebp
30001001: 8b ec
                              %esp,%ebp
                        mov
30001003: 6a ff
                     push $0xffffffff
30001005: 68 90 10 00 30 push
                              $0x30001090
3000100a: 68 91 dc 4c 30 push
                              $0x304cdc91
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Integer Registers (IA32)



Origin (mostly obsolete)

accumulate

counter

data

base

source index

destination index

stack pointer base pointer

Moving Data: IA32

Moving Data

movl Source, Dest

Operand Types

- Immediate: Constant integer data
 - Example: \$0x400, \$-533
 - Like C constant, but prefixed with \\$'
 - Encoded with 1, 2, or 4 bytes
- Register: One of 8 integer registers
 - Example: %eax, %edx
 - But %esp and %ebp reserved for special use
 - Others have special uses for particular instructions
- Memory: 4 consecutive bytes of memory at address given by register
 - Simplest example: (%eax)
 - Various other "address modes"

%eax	
%ecx	
%edx	
%ebx	
%esi	
%edi	
%esp	
%ebp	

mov1 Operand Combinations

```
Source Dest Src, Dest
              C Analog
```

Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C

```
movl (%ecx),%eax
```

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset
 - Machine equivalent of * (p+k), p->field

Example of Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:
 pushl %ebp
 movl %esp,%ebp
 pushl %ebx
 movl 8(%ebp), %edx
 movl 12(%ebp), %eax
 movl (%edx), %ecx
                         Body
 movl (%eax), %ebx
 movl %ebx, (%edx)
 movl
       %ecx, (%eax)
       %ebx
 popl
 popl
       %ebp
  ret
```

Using Simple Addressing Modes


```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

swap:

```
pushl %ebp
                        Set
movl %esp,%ebp
pushl %ebx
movl 8(%ebp), %edx
movl 12(%ebp), %eax
movl (%edx), %ecx
                        Body
movl (%eax), %ebx
movl %ebx, (%edx)
movl
      %ecx, (%eax)
popl %ebx
popl
      %ebp
                        Finish
ret
```

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

Register	Value
%edx	хр
%eax	ур
%ecx	t0
%ebx	t1



```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```

Understanding Swap()

%eax

%edx

%ecx


%ebx

%esi

%edi

%esp

%ebp 0x104



```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```

Understanding Swap()

%eax

%edx 0x124

%ecx


%ebx

%esi


%edi

%esp

%ebp 0x104




```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```



```
123
                        0x124
              456
                        0x120
                        0x11c
                        0x118
      Offset
                       0x114
         12
              0x120
yp
                       0x110
          8
              0x124
хp
                        0x10c
          4
              Rtn adr
                        0x108
%ebp
                        0x104
         -4
                        0x100
```

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```



```
123
                        0x124
              456
                        0x120
                        0x11c
                        0x118
      Offset
                       0x114
         12
              0x120
yр
                       0x110
          8
              0x124
хp
                        0x10c
          4
              Rtn adr
                        0x108
%ebp
                        0x104
         -4
                        0x100
```

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```

%eax	0x120		
%edx	0x124		
%ecx	123		
%ebx	456		
%esi			
%edi			
%esp			


```
123
                        0x124
              456
                        0x120
                        0x11c
                        0x118
      Offset
                        0x114
         12
              0x120
yp
                        0x110
          8
              0x124
хp
                        0x10c
          4
              Rtn adr
                        0x108
%ebp
                        0x104
         -4
                        0x100
```


```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```

%eax	0x120		
%edx	0x124		
%ecx	123		
%ebx	456		
%esi			
%edi			
%esp			

```
456
                        0x124
              456
                        0x120
                        0x11c
                        0x118
      Offset
                        0x114
         12
              0x120
yp
                        0x110
          8
              0x124
хp
                        0x10c
          4
              Rtn adr
                        0x108
%ebp
                        0x104
         -4
                        0x100
```

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```





```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %eax # eax = yp
movl (%edx), %ecx # ecx = *xp (t0)
movl (%eax), %ebx # ebx = *yp (t1)
movl %ebx, (%edx) # *xp = t1
movl %ecx, (%eax) # *yp = t0
```

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Data Representations: IA32 + x86-64

Sizes of C Objects (in Bytes)

C Data Type	Generic 32-l	bit Intel IA32	x86-64
unsigned	4	4	4
• int	4	4	4
long int	4	4	8
- char	1	1	1
short	2	2	2
float	4	4	4
double	8	8	8
long double	8	10/12	10/16
- char *	4	4	8

⁻ Or any other pointer

x86-64 Integer Registers

%rax	%eax	% r8		%r8d
%rbx	%ebx	%r9		%r9d
%rcx	%есх	% r1 ()	%r10d
%rdx	%edx	% r1 :	L	%r11d
%rsi	%esi	%r12	2	%r12d
%rdi	%edi	% r1 3	3	%r13d
%rsp	%esp	%r14	4	%r14d
%rbp	%ebp	%r15	5	%r15d

- Extend existing registers. Add 8 new ones.
- Make %ebp/%rbp general purpose

Instructions

New instructions:

- movl → movq
- addl → addq
- sall → salq
- etc.
- 32-bit instructions that generate 32-bit results
 - Set higher order bits of destination register to 0
 - Example: add1

32-bit code for swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

swap:

```
pushl %ebp
                        Set
movl %esp,%ebp
pushl %ebx
movl 8(%ebp), %edx
movl 12(%ebp), %eax
movl (%edx), %ecx
                       Body
movl (%eax), %ebx
movl %ebx, (%edx)
movl %ecx, (%eax)
      %ebx
popl
      %ebp
popl
ret
```

64-bit code for swap

swap:

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
movl (%rdi), %eax
movl (%rsi), %edx
movl %edx, (%rdi)
movl %eax, (%rsi)
Body
ret
Finish
```

- Operands passed in registers (why useful?)
 - First, xp, in %rdi, second, yp, in %rsi
 - 64-bit pointers
- No stack operations required
- 32-bit data
 - Data held in registers %edx and %eax
 - mov1 operation

64-bit code for long int swap

```
swap_1:
```

```
Set
void swap(long *xp, long *yp)
                                        (%rdi), %rax
                               movq
 long t0 = *xp;
                                        (%rsi), %rdx
                               movq
 long t1 = *yp;
                                                         Body
                                        %rdx, (%rdi)
                               movq
 *xp = t1;
                                        %rax, (%rsi)
 *yp = t0;
                               movq
                               ret
```

64-bit data

- Data held in registers %rdx and %rax
- movq operation
 - "q" stands for quad-word

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
 - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
 - The x86 move instructions cover wide range of data movement forms
- Intro to x86-64
 - A major departure from the style of code seen in IA32

Complete Memory Addressing Modes

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
 - Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (why these numbers?)

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]