





## Dynamic Random-Access Memory (DRAM) \*\* Key features \*\* DRAM is traditionally packaged as a chip \*\* Basic storage unit is normally a cell (one bit per cell) \*\* Multiple DRAM chips form main memory in most computers \*\* Technical characteristics \*\* Organized in two dimensions (rows and columns) \*\* To access (within a DRAM chip): select row then select column \*\* Consequence: 2nd access to a row faster than different column/row \*\* Each cell stores bit with a capacitor; one transistor is used for access \*\* Value must be refreshed every 10-100 ms \*\* Done within the hardware











# Aside: Nonvolatile Memories DRAM and SRAM (caches, on Tuesday) are volatile memories Lose information if powered off Most common nonvolatile storage is the hard disk Rotating platters (like DVDs)... plentiful capacity, but very slow Nonvolatile memories retain value even if powered off Read-only memory (ROM): programmed during production Programmable ROM (PROM): can be programmed once Eraseable PROM (EPROM): can be public erased (UV, X-Ray) Electrically eraseable PROM (EEPROM): electronic erase capability Flash memory: EEPROMs with partial (sector) erase capability Wears out after about 100,000 erasings Uses for Nonvolatile Memories Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...) Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)


Issue: memory access is slow


DRAM access is much slower than CPU cycle time
A DRAM chip has access times of 30-50ns
and, transferring from main memory into register can take 3X or more longer than that
With sub-nanosecond cycles times, 100s of cycles per memory access
and, the gap grows over time
Consequence: memory access efficiency crucial to performance
approximately 1/3 of instructions are loads or stores
both hardware and programmer have to work at it



## Locality to the Rescue! The key to bridging this CPU-Memory gap is a fundamental property of computer programs known as locality







Qualitative Estimates of Locality

Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

Question: Does this function have good locality with respect to array a?

int sum\_array\_rows(int a[M][N])

int i, j, sum = 0;

for (i = 0; i < M; i++)

for (j = 0; j < N; j++)

sum += a[i][j];

return sum;

}

## **Locality Example**


Question: Does this function have good locality with respect to array a?

```
int sum_array_cols(int a[M][N])
(
   int i, j, sum = 0;
   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
   return sum;
}</pre>
```

## Today DRAM as building block for main memory Locality of reference Caching in the memory hierarchy Storage technologies and trends


## **Memory Hierarchies**


- Some fundamental and enduring properties of hardware and software:
  - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!)
  - The gap between CPU and main memory speed is widening
  - Well-written programs tend to exhibit good locality
- These fundamental properties complement each other beautifully
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy





### **Caches**


- Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.
- Fundamental idea of a memory hierarchy:
  - For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- Why do memory hierarchies work?
  - Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.
  - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
- Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.











Examp	les of Cachi	ing in the H	ierarchy	
Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	On/Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware + C
Buffer cache	Parts of files	Main memory	100	os
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS clier
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server


Memory hierarchy summary


The speed gap between CPU, memory and mass storage continues to widen


Well-written programs exhibit a property called locality

Memory hierarchies based on caching close the gap by exploiting locality

## Today DRAM as building block for main memory Locality of reference Caching in the memory hierarchy Storage technologies and trends







Disk Capacity

Capacity: maximum number of bits that can be stored.
Vendors express capacity in units of gigabytes (GB), where 1 GB = 10° Bytes (Lawsuit pending! Claims deceptive advertising).
Capacity is determined by these technology factors:
Recording density (bits/in): number of bits that can be squeezed into a 1 inch segment of a track.
Track density (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment.
Areal density (bits/in2): product of recording and track density.
Modern disks partition tracks into disjoint subsets called recording zones
Each track in a zone has the same number of sectors, determined by the circumference of innermost track.
Each zone has a different number of sectors/track


Computing Disk Capacity


Capacity = (# bytes/sector) x (avg. # sectors/track) x (# tracks/surface) x (# surfaces/platter) x (# platters/disk)

Example:

5 12 bytes/sector
300 sectors/track (on average)
20,000 tracks/surface
2 surfaces/platter
5 platters/disk

Capacity = 512 x 300 x 20000 x 2 x 5
= 30,720,000,000
= 30.72 GB





Disk Structure - top view of single platter


Surface organized into tracks


Tracks divided into sectors





Disk Access


Rotation is counter-clockwise

















**Disk Access Time** 

- Average time to access some target sector approximated by :
  - Taccess = Tavg seek + Tavg rotation + Tavg transfer
- Seek time (Tavg seek)

capacity".

- Time to position heads over cylinder containing target sector.
- Typical Tavg seek is 3—9 ms
- Rotational latency (Tavg rotation)
  - Time waiting for first bit of target sector to pass under r/w head.
  - Tavg rotation = 1/2 x 1/RPMs x 60 sec/1 min
  - Typical Tavg rotation = 7200 RPMs
- Transfer time (Tavg transfer)
  - Time to read the bits in the target sector.
  - Tavg transfer = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min.

**Disk Access Time Example** 

- Given:
  - Rotational rate = 7,200 RPM
  - Average seek time = 9 ms.
  - Avg # sectors/track = 400.

### Derived:


- Tavg rotation = 1/2 x (60 secs/7200 RPM) x 1000 ms/sec = 4 ms.
- Tavg transfer = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
- Taccess = 9 ms + 4 ms + 0.02 ms

### Important points:

- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
  - Disk is about 40,000 times slower than SRAM,
  - 2,500 times slower then DRAM.

Modern disks present a simpler abstract view of the complex sector geometry:
The set of available sectors is modeled as a sequence of b-sized logical blocks (0, 1, 2, ...)
Mapping between logical blocks and actual (physical) sectors
Maintained by hardware/firmware device called disk controller.
Converts requests for logical blocks into (surface,track,sector) triples.

Allows controller to set aside spare cylinders for each zone.
Accounts for the difference in "formatted capacity" and "maximum"



Reading a Disk Sector (1)

CPU chip

Register file

CPU initiates a disk read by writing a command, logical block number, and destination memory address to a port (address) associated with disk controller.

Bus interface


Graphics


adapter


Monitor


Disk


Di











								Carnegie Me
Storage Trends								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:198
\$/MB access (ns)	19,200 300	2,900 150	320 35	256 15	100 3	75 2	60 1.5	320 200
DRAM								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:198
\$/MB access (ns) typical size (MB)	8,000 375 0.064	880 200 0.256	100 100 4	30 70 16	1 60 64	0.1 50 2,000	0.06 40 8,000	130,000 9 125,000
Disk								
Metric	1980	1985	1990	1995	2000	2005	2010	2010:198
\$/MB access (ms) typical size (MB)	500 87 1	100 75 10	8 28 160	0.30 10 1,000	0.01 8 20,000	0.005 4 160,000	0.0003 3 1,500,00	1,600,000 29 01,500,000

CPU Clock Rates					Inflection point in computer history when designers hit the "Power Wall"			
	1980	1990	1995	2000	2003	2005	2010	2010:1980
CPU	8080	386	Pentium	P-III	P-4	Core 2	Core i7	
Clock rate (MHz	) 1	20	150	600	3300	2000	2500	2500
Cycle time (ns)	1000	50	6	1.6	0.3	0.50	0.4	2500
Cores	1	1	1	1	1	2	4	4
Effective cycle time (ns)	1000	50	6	1.6	0.3	0.25	0.1	10,000

Carnegie Me

## Random-Access Memory (RAM)

- Key features
  - RAM is traditionally packaged as a chip.
  - Basic storage unit is normally a cell (one bit per cell).
  - Multiple RAM chips form a memory.

### Static RAM (SRAM)

- Each cell stores a bit with a four or six-transistor circuit.
- Retains value indefinitely, as long as it is kept powered.
- Relatively insensitive to electrical noise (EMI), radiation, etc.
- Faster and more expensive than DRAM.

### Dynamic RAM (DRAM)

- Each cell stores bit with a capacitor. One transistor is used for access
- Value must be refreshed every 10-100 ms.
- More sensitive to disturbances (EMI, radiation,...) than SRAM.
- Slower and cheaper than SRAM.

## **SRAM vs DRAM Summary**

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

Carnegie Melle

## **Enhanced DRAMs**

- Basic DRAM cell has not changed since its invention in 1966.
  - Commercialized by Intel in 1970.
- DRAM cores with better interface logic and faster I/O:
  - Synchronous DRAM (SDRAM)
    - Uses a conventional clock signal instead of asynchronous control
    - Allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)
  - Double data-rate synchronous DRAM (DDR SDRAM)
    - Double edge clocking sends two bits per cycle per pin
    - Different types distinguished by size of small prefetch buffer:
      - DDR (2 bits), DDR2 (4 bits), DDR4 (8 bits)
    - By 2010, standard for most server and desktop systems
    - Intel Core i7 supports only DDR3 SDRAM

Carriege

## **Locality Example**

Question: Can you permute the loops so that the function scans the 3-d array a with a stride-1 reference pattern (and thus has good spatial locality)?

```
int sum_array_3d(int a[M][N][N])
{
   int i, j, k, sum = 0;
   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            for (k = 0; k < N; k++)
            sum += a[k][i][j];
   return sum;
}</pre>
```