15-213
“The course that gives CMU its Zip!”

Pentium/Linux Memory System
March 17, 2005

Topics
- P6 address translation
- x86-64 extensions
- Linux memory management
- Linux page fault handling
- Memory mapping
Intel P6
(Bob Colwell’s Chip, CMU Alumni)

Internal Designation for Successor to Pentium
- Which had internal designation P5

Fundamentally Different from Pentium
- Out-of-order, superscalar operation

Resulting Processors
- PentiumPro (1996)
- Pentium II (1997)
  - L2 cache on same chip
- Pentium III (1999)
  - The Fish machines

Current Systems Pentium 4
- Different operation, but similar memory system
Legacy Issue

x86 Processors Support Multiple Addressing Schemes

- Segment-based
  - Variable sized blocks
  - Numerous variants
    » Real mode
    » Virtual-8086 mode
    » Protected mode
  - All obsolete

- Page-based
  - Fixed size blocks
  - Virtual address: 32b
  - Physical address: 32b, 40b
  - Page sizes: 4K, 2M, 4M

What Will We Do?

- Look at the common case
P6 Memory System

- 4 bit address space
- 4 KB page size

L1, L2, and TLBs
- 4-way set associative

Inst TLB
- 32 entries
- 8 sets

Data TLB
- 64 entries
- 16 sets

L1 i-cache and d-cache
- 16 KB
- 32 B line size
- 128 sets

L2 cache
- unified
- 128 KB -- 2 MB
Symbols:

- Components of the virtual address (VA)
  - TLBI: TLB index
  - TLBT: TLB tag
  - VPO: virtual page offset
  - VPN: virtual page number

- Components of the physical address (PA)
  - PPO: physical page offset (same as VPO)
  - PPN: physical page number
  - CO: byte offset within cache line
  - CI: cache index
  - CT: cache tag
Overview of P6 Address Translation

- CPU
- VPN
- VPO
- TLBT
- TLBI
- TLB (16 sets, 4 entries/set)
- TLB miss
- VPN1
- VPN2
- PDE
- PTE
- PDBR
- Page tables
- L1 hit
- L1 miss
- L1 (128 sets, 4 lines/set)
- virtual address (VA)
- physical address (PA)
- result
- CT
- Cl
- CO
- PPNI
- PPO
- 32
- L2 and DRAM
- 20 12
- 16 4
- 10 10
- 20 12
- 20 5
- 7
- 5
- 15-213, S'05
P6 2-level Page Table Structure

Page directory
- 1024 4-byte page directory entries (PDEs) that point to page tables
- one page directory per process.
- page directory must be in memory when its process is running
- always pointed to by PDBR

Page tables:
- 1024 4-byte page table entries (PTEs) that point to pages.
- page tables can be paged in and out.

Up to 1024 page tables

1024 PTEs

Page directory

...
### P6 Page Directory Entry (PDE)

| 31 | 12 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-------|---|---|---|---|---|---|---|---|---|---|---|
|    | Page table physical base addr | Avail | G | PS | A | CD | WT | U/S | R/W | P |

**Page table physical base address:** 20 most significant bits of physical page table address (forces page tables to be 4KB aligned)

**Avail:** These bits available for system programmers

**G:** global page (don’t evict from TLB on task switch)

**PS:** page size 4K (0) or 4M (1)

**A:** accessed (set by MMU on reads and writes, cleared by software)

**CD:** cache disabled (1) or enabled (0)

**WT:** write-through or write-back cache policy for this page table

**U/S:** user or supervisor mode access

**R/W:** read-only or read-write access

**P:** page table is present in memory (1) or not (0)

<table>
<thead>
<tr>
<th>31</th>
<th>10</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Available for OS (page table location in secondary storage)</td>
<td>P</td>
</tr>
</tbody>
</table>

**Available for OS (page table location in secondary storage):**
# P6 Page Table Entry (PTE)

<table>
<thead>
<tr>
<th>31</th>
<th>12 11</th>
<th>9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page physical base address</td>
<td>Avail</td>
<td>G</td>
</tr>
</tbody>
</table>

**Page base address:** 20 most significant bits of physical page address (forces pages to be 4 KB aligned)

**Avail:** available for system programmers

**G:** global page (don’t evict from TLB on task switch)

**D:** dirty (set by MMU on writes)

**A:** accessed (set by MMU on reads and writes)

**CD:** cache disabled or enabled

**WT:** write-through or write-back cache policy for this page

**U/S:** user/supervisor

**R/W:** read/write

**P:** page is present in physical memory (1) or not (0)

<table>
<thead>
<tr>
<th>31</th>
<th>1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Available for OS (page location in secondary storage)</td>
<td>P=0</td>
</tr>
</tbody>
</table>
How P6 Page Tables Map Virtual Addresses to Physical Ones

Virtual address

Virtual page number (VPN1)

Word offset into page directory

Virtual page number (VPN2)

Word offset into page table

VPN2

Word offset into physical and virtual page

Virtual page offset (VPO)

Physical page number (PPN)

Physical page offset (PPO)

Physical address

Page directory

Page table

PDE

Physical address of page directory

PDBR

Physical address of page table base (if P=1)

PTE

Physical address of page table base (if P=1)

Physical address of page base (if P=1)
### 4Mbyte PDE’s

#### Page-Directory Entry (4-MByte Page)

<table>
<thead>
<tr>
<th>31</th>
<th>22</th>
<th>21</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page Base Address</td>
<td>Reserved</td>
<td>P</td>
<td>A</td>
<td>T</td>
<td>Avail.</td>
<td>G</td>
<td>P</td>
<td>S</td>
<td>D</td>
<td>A</td>
<td>P</td>
<td>C</td>
<td>D</td>
<td>P</td>
<td>W</td>
</tr>
</tbody>
</table>

- **Page Table Attribute Index**
- **Available for system programmer’s use**
- **Global page**
- **Page size (1 indicates 4 MBytes)**
- **Dirty**
- **Accessed**
- **Cache disabled**
- **Write-through**
- **User/Supervisor**
- **Read/Write**
- **Present**
Support for 4Mbyte Pages

Page Directory occupies single 4KB page (1024 4-byte entries)
Representation of VM Address Space

Simplified Example
- 16 page virtual address space

Flags
- P: Is entry in physical memory?
- M: Has this part of VA space been mapped?
P6 TLB Translation

CPU

virtual address (VA)

TLB (16 sets, 4 entries/set)

TLB miss

Page tables

PDBR

VPN1 VPN2

PDE

PTE

physical address (PA)

L2 and DRAM

result

L1 hit

L1 miss

L1 (128 sets, 4 lines/set)

TLB hit

32

...
P6 TLB

TLB entry (not all documented, so this is speculative):

- \( V \): indicates a valid (1) or invalid (0) TLB entry
- \( PD \): is this entry a PDE (1) or a PTE (0)?
- \( tag \): disambiguates entries cached in the same set
- \( PDE/PTE \): page directory or page table entry

- Structure of the data TLB:
  - 16 sets, 4 entries/set

```
<table>
<thead>
<tr>
<th>entry</th>
<th>entry</th>
<th>entry</th>
<th>entry</th>
<th>entry</th>
<th>set 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>set 1</td>
</tr>
<tr>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>set 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>...</td>
</tr>
<tr>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>entry</td>
<td>set 15</td>
</tr>
</tbody>
</table>
```
1. Partition VPN into TLBT and TLBI.

2. Is the PTE for VPN cached in set TLBI?

3. **Yes**: then build physical address.

4. **No**: then read PTE (and PDE if not cached) from memory and build physical address.
P6 Page Table Translation

CPU

virtual address (VA)

VPN

VPO

TLBT

TLBI

TLB (16 sets, 4 entries/set)

TLB miss

VPN1

VPN2

PDE

PTE

Page tables

PDBR

32

result

L1 hit

L1 miss

L1 (128 sets, 4 lines/set)

physical address (PA)

PPN

PPO

L2 and DRAM

L1 hit

L1 miss

PDE

PTE
Translating with the P6 Page Tables (case 1/1)

Case 1/1: page table and page present.

MMU Action:
- MMU builds physical address and fetches data word.

OS action
- none
Translating with the P6 Page Tables (case 1/0)

Case 1/0: page table present but page missing.

MMU Action:
- page fault exception
- handler receives the following args:
  - VA that caused fault
  - fault caused by non-present page or page-level protection violation
  - read/write
  - user/supervisor
Translating with the P6 Page Tables (case 1/0, cont)

OS Action:
- Check for a legal virtual address.
- Read PTE through PDE.
- Find free physical page (swapping out current page if necessary)
- Read virtual page from disk and copy to virtual page
- Restart faulting instruction by returning from exception handler.

Diagram:

VPN

VPN1 VPN2

PDE p=1
Page directory

PTE p=1
Page table

20 12
PDBR

PPN PPO

Data page

Mem

Disk

VPN

Mem

Disk

VPN1 VPN2

PDE p=1
Page directory

PTE p=1
Page table

20 12
PDBR

PPN PPO

Data page

VPN

VPN1 VPN2

PDE p=1
Page directory

PTE p=1
Page table

20 12
PDBR

PPN PPO

Data page
Translating with the P6 Page Tables (case 0/1)

Case 0/1: page table missing but page present.

Introduces consistency issue.

- potentially every page out requires update of disk page table.

Linux disallows this

- if a page table is swapped out, then swap out its data pages too.
Translating with the P6 Page Tables (case 0/0)

Case 0/0: page table and page missing.

MMU Action:
- page fault exception
Translating with the P6 Page Tables (case 0/0, cont)

OS action:
- swap in page table.
- restart faulting instruction by returning from handler.

Like case 0/1 from here on.
P6 L1 Cache Access

CPU

virtual address (VA)

PDBR

VPN

VPO

TLBT

TLBI

TLB (16 sets, 4 entries/set)

VPN1

VPN2

PDE

PTE

Page tables

L1 hit

L1 (128 sets, 4 lines/set)

PPN

PPO

physical address (PA)

L1 miss

result

PDE

PTE

Page tables

L2 and DRAM

L1 hit

L1 (128 sets, 4 lines/set)

virtual address (VA)
L1 Cache Access

Partition physical address into CO, CI, and CT.

Use CT to determine if line containing word at address PA is cached in set CI.

If no: check L2.

If yes: extract word at byte offset CO and return to processor.
Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Then check with CT from physical address
- “Virtually indexed, physically tagged”
- Cache carefully sized to make this possible
x86-64 Paging

Origin
- AMD’s way of extending x86 to 64-bit instruction set
- Intel has followed with “EM64T”

Requirements
- 48 bit virtual address
  - 256 terabytes (TB)
  - Not yet ready for full 64 bits
- 52 bit physical address
  - Requires 64-bit table entries
- 4KB page size
  - Only 512 entries per page
x86-64 Paging

Virtual address

VPN1  VPN2  VPN3  VPN4  VPO

Page Map Table

Page Directory Pointer Table

Page Directory Table

Page Table

BR

PM4LE  PDPE  PDE  PTE

40  12

PPN  PPO
Linux Organizes VM as Collection of “Areas”

- **pgd**: page directory address
- **vm_prot**: read/write permissions for this area
- **vm_flags**: shared with other processes or private to this process
Linux Page Fault Handling

Is the VA legal?
- i.e. is it in an area defined by a \texttt{vm\_area\_struct}?
- if not then signal segmentation violation (e.g. (1))

Is the operation legal?
- i.e., can the process read/write this area?
- if not then signal protection violation (e.g., (2))

If OK, handle fault
- e.g., (3)
Memory Mapping

Creation of new VM area done via “memory mapping”

- create new vm_area_struct and page tables for area
- area can be backed by (i.e., get its initial values from):
  - regular file on disk (e.g., an executable object file)
    - initial page bytes come from a section of a file
  - nothing (e.g., bss)
    - initial page bytes are zeros
- dirty pages are swapped back and forth between a special swap file.

**Key point:** no virtual pages are copied into physical memory until they are referenced!

- known as “demand paging”
- crucial for time and space efficiency
User-Level Memory Mapping

```c
void *mmap(void *start, int len,
           int prot, int flags, int fd, int offset)
```

- map `len` bytes starting at offset `offset` of the file specified by file description `fd`, preferably at address `start` (usually 0 for don’t care).
  - `prot`: MAP_READ, MAP_WRITE
  - `flags`: MAP_PRIVATE, MAP_SHARED
- return a pointer to the mapped area.
- Example: fast file copy
  - useful for applications like Web servers that need to quickly copy files.
  - `mmap` allows file transfers without copying into user space.
mmap() Example: Fast File Copy

```c
#include <unistd.h>
#include <sys/mman.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>

/* mmap.c - a program that uses mmap
 * to copy itself to stdout */

int main() {
    struct stat stat;
    int i, fd, size;
    char *bufp;

    /* open the file & get its size*/
    fd = open("./mmap.c", O_RDONLY);
    fstat(fd, &stat);
    size = stat.st_size;
    /* map the file to a new VM area */
    bufp = mmap(0, size, PROT_READ,
                MAP_PRIVATE, fd, 0);

    /* write the VM area to stdout */
    write(1, bufp, size);
}
```
Exec() Revisited

To run a new program p in the current process using `exec()`: 

- free vm_area_struct’s and page tables for old areas.
- create new vm_area_struct’s and page tables for new areas.
  - stack, bss, data, text, shared libs.
  - text and data backed by ELF executable object file.
  - bss and stack initialized to zero.
- set PC to entry point in .text
  - Linux will swap in code and data pages as needed.
Fork() Revisited

To create a new process using `fork()`:

- make copies of the old process’s `mm_struct`, `vm_area_struct`’s, and page tables.
  - at this point the two processes are sharing all of their pages.
  - how to get separate spaces without copying all the virtual pages from one space to another?
    » “copy on write” technique.

- copy-on-write
  - make pages of writable areas read-only
  - flag `vm_area_struct`’s for these areas as private “copy-on-write”.
  - writes by either process to these pages will cause page faults.
    » fault handler recognizes copy-on-write, makes a copy of the page, and restores write permissions.

- Net result:
  - copies are deferred until absolutely necessary (i.e., when one of the processes tries to modify a shared page).

How does OS know when a page can be deallocated?
Memory System Summary

Cache Memory
- Purely a speed-up technique
- Behavior invisible to application programmer and (mostly) OS
- Implemented totally in hardware

Virtual Memory
- Supports many OS-related functions
  - Process creation
    » Initial
    » Forking children
  - Task switching
  - Protection
- Combination of hardware & software implementation
  - Software management of tables, allocations
  - Hardware access of tables
  - Hardware caching of table entries (TLB)