Date: Tuesday, 26-Nov-96 00:19:03 GMT Server: NCSA/1.3 MIME-version: 1.0 Content-type: text/html Last-modified: Wednesday, 10-Apr-96 16:13:39 GMT Content-length: 5058 Evan Speight's Home Page

Evan Speight (espeight@ece.rice.edu)





Colors too washed out with the background picture? Click here .
Graduate Research Assistant
Department of Electrical and Computer Engineering
Rice University
P.O. Box 1892
Houston, TX 77251-1892

Advisor: John K. Bennett

Research Interests:

o Adaptive performance tuning of shared-memory multiprocessors

o Parallel program performance visualization

o Shared-memory parallel computer design

Dissertation Research:

o Adaptive Performance Tuning for Software DSM Systems

Education:

o M.S. Rice University , 1993.

o B.S. Stanford University, 1991.

Publications

o All in one list

By topic

o Performance Debugging

o Shared Remote Data Caching

o Shared-Memory Multiprocessors

Resume


Computer Architecture Related Pages

The World Wide Web Computer Architecture Page at the University of Wisconsin.

The FLASH project is a shared memory multiprocessor, a follow on to the DASH project. The Flash home page also has many architecture related pointers.

There is a table describing the performance of various machines at netlib SPECmarks. For integer uniprocessor performance, look at items labeled "CINT92 Summary", and for floating point uniprocessor performance, look at items labeled "CFP92 Summary".

The Computer Architecture Group at MIT has a home page, CAG. They have some dataflow machine projects there, such as the J-machine, the M-machine, and Alewife (arguably). There is also some work on FPGA's called Virtual Wires.

Carver Mead at Caltech has a group called the Physics of Computation. They are working on "making chips to emulate functions of the nervous system, like retinas and cochleas". There is a set of design tools available there called the Chipmunk design tools.

The Data Diffusion Machine, DDM, at the University of Bristol is a virtual shared memory multiprocessor. The technique used goes by the acronym COMA (Cache Only Memory Architecture). Also their home page has a pointer to a list of related research projects which is great.

The Wisconsin Wind Tunnel project, WWT, is working on a new interface for parallel computation called Tempest, which is being implementing on a CM-5.


espeight@rice.edu

You were the th person to visit this page since December 18, 1995
[Rice ECE Home Page] Rice ECE Department
Evan Speight (espeight@ece.rice.edu)