Introduction
Concurrent Separation Logic

Guiding Principles:

▶ Dijkstra: Limit interference to rare moments of synchronization.
▶ Separation Logic: “Separate parts of a program that depend on separated resources can be dealt with independently.”

An Approach: Use units of mutual exclusion to synchronize.

▶ Inefficient — Threads often must wait for exclusive access.
▶ Is there an effective treatment of non-blocking concurrency?

Non-Blocking Concurrency

Threads attempt to make concurrent changes to shared data structures, looping and trying again if an attempt fails.

▶ Algorithms rely on atomic hardware operations
  ▶ Atomic reads and writes to single-word store (heap?) locations
  ▶ CAS (compare-and-set) instruction

\[ \text{CAS}(\ell, v_1, v_2): \text{If } \ell \mapsto v_1, \text{ then atomically mutate so } \ell \mapsto v_2. \]

Otherwise, skip.

Isn’t this just more finely-grained mutual exclusion?

▶ “An atomic access to the [shared] data structure is treated as a unit of mutual exclusion.”
Rely-Guarantee for Non-Blocking Concurrency

Each thread must specify

- properties which it guarantees to preserve, and
- properties which it relies on other threads to preserve.

Thread interference floods the proofs of clients!

- Every instruction in every thread must ensure the guarantees of its thread, because every specification must include those guarantees.

Can separation logic be used to contain thread interference?

Separation Logic and Non-Blocking Concurrency

- Shared data structure, equipped with an invariant
- Operations on data structure as procedures:
  - Non-blocking interaction through concurrent execution of procedures
  - Pre- and post-conditions of procedures do no involve invariant
  - Invariant is exposed within atomic operations in procedure bodies

“Even though the proofs [of the procedure bodies] may be horrible, their horrors are confined, and we can consider threads to be independent when outside those procedures.”
Concurrent Separation Logic, “Simplified”

\[ \Gamma; I \vdash \{ Q \} C \{ R \} \]

- Procedure specifications \( \{ Q' \} f(\vec{x}) \{ R' \} \)
- Single resource invariant for the shared data structure

\[
\Gamma; I \vdash \{ Q_1 \} C_1 \{ R_1 \} \quad \Gamma; I \vdash \{ Q_2 \} C_2 \{ R_2 \} \\
\Gamma; I \vdash \{ Q_1 \star Q_2 \} C_1 \parallel C_2 \{ R_1 \star R_2 \}
\]

Standard rule for parallel composition in concurrent separation logic.
The atomic Rule

\[ \Gamma; \text{emp} \vdash \{ Q \star I \} C \{ R \star I \} \]
\[ \Gamma; I \vdash \{ Q \} \text{atomic}(C) \{ R \} \]

C must execute in mutual exclusion with \text{atomic}(...) commands!

- Rely on serialization properties of the hardware.
- \( C \) may invoke at most one single-word read or write in the shared data structure, or must be a CAS instruction.

Special case of the CCR rule when there is only one resource.

- It follows that \text{atomic}(...\}) should not terminate.

Can one enforce the side condition more syntactically? E.g.,

\[ \Gamma; I \vdash \{ Q \star I \} A \{ R \star I \} \]
\[ \Gamma; I \vdash \{ Q \} \text{atomic}(A) \{ R \} \]

where \( A \) is an atomic hardware operation.

The module Rule

\[ \Gamma; I \vdash \{ Q \} C \{ R \} \quad \Gamma, \{ Q \} f(x) \{ R \}; \text{emp} \vdash \{ Q \} C \{ R \} \]
\[ \Gamma; \text{emp} \vdash \{ Q \star I \} \text{module } f(x_\Gamma) = C \text{ in } C \{ R \star I \} \]

- Atomic instructions inside \( C \) can use the invariant — the rest of the program cannot.
- The procedure body itself is not executed atomically.
- Procedures cannot be recursive, apparently.
- “Extension to several procedures is obvious.”
The module Rule

\[ \Gamma; I \vdash \{ Q_f \} C_f \{ R_f \} \]
\[ \Gamma; I \vdash \{ Q_g \} C_g \{ R_g \} \]
\[ \Gamma, \{ Q_f \} f(\vec{x}_f)\{ R_f \}, \{ Q_g \} g(\vec{x}_g)\{ R_g \}; \text{emp} \vdash \{ Q \} C \{ R \} \]
\[ \Gamma; \text{emp} \vdash \{ Q \star I \} \text{module } f(\vec{x}_f) = C_f \text{ and } g(\vec{x}_g) = C_g \text{ in } C \{ R \star I \} \]

- Atomic instructions inside \( C_f \) can use the invariant — the rest of the program cannot.
- The procedure body itself is not executed atomically.
- Procedures cannot be recursive, apparently.
- “Extension to several procedures is obvious.”

The module Rule, cont.

“A more general approach: the module rule can be derived from

\[ \Gamma; I_1 \star I_2 \vdash \{ Q \} C \{ R \} \]
\[ \Gamma; I_1 \vdash \{ Q \} C \{ R \} \]
and

\[ \Gamma; I_1 \vdash \{ Q \} C \{ R \} \]
\[ \Gamma; I_1 \star I_2 \vdash \{ Q \} C \{ R \} \]

Define \( \text{module } f(\vec{x}_f) = C_f \text{ in } C \) as \( \text{resource } r \text{ in } \text{let } f(\vec{x}_f) = C_f \text{ in } C \) with \( r \notin \text{res}(C) \).

\[ \Gamma, \{ Q_f \} C_f \{ R_f \}; \text{emp} \vdash \{ Q \} C \{ R \} \]
\[ \Gamma, \{ Q_f \} C_f \{ R_f \}; \text{emp} \star I \vdash \{ Q \} C \{ R \} \]
\[ \Gamma; \text{emp} \star I \vdash \{ Q \} \text{let } f(\vec{x}_f) = C_f \text{ in } C \{ R \} \]
\[ \Gamma; \text{emp} \vdash \{ Q \star I \} \text{ resource } r \text{ in } \text{let } f(\vec{x}_f) = C_f \text{ in } C \{ R \star I \} \]
The module Rule, cont.

“A more general approach: the module rule can be derived from

\[
\frac{\Gamma; I_1 \star I_2 \vdash \{Q\} C \{R\}}{\Gamma; I_1 \vdash \{Q \star I_2\} C \{R \star I_2\}} \quad \text{and} \quad \frac{\Gamma; I_1 \vdash \{Q\} C \{R\}}{\Gamma; I_1 \star I_2 \vdash \{Q\} C \{R\}}.
\]

“Note that these two rules make the standard frame rule derivable.”

\[
\frac{\Gamma; I_1 \vdash \{Q\} C \{R\}}{\Gamma; I_1 \star I_2 \vdash \{Q\} C \{R\}} \quad \frac{\Gamma; I_1 \star I_2 \vdash \{Q\} C \{R\}}{\Gamma; I_1 \vdash \{Q \star I_2\} C \{R \star I_2\}}.
\]

This seems odd because the bottom rule does not declare a resource.

The CAS Rule

\[
\frac{\Gamma; I \vdash \{(Q \star e \mapsto e_2) \land e' = e_1\} C_1 \{R\}}{\Gamma; I \vdash \{(Q \star e \mapsto e') \land e' \neq e_1\} C_2 \{R\}} \quad \text{if } (\text{CAS}(e, e_1, e_2)) \text{ then } C_1 \text{ else } C_2 \{R\}
\]

\[
\text{CAS}(b; v, v_1, v_2)\{v'\} = \begin{cases} \\
\{v \mapsto v'\\} & \text{newvar } b \text{ in} \\
\text{newvar } v'' \text{ in} \\
\{v'' := [v]; \\
b := (v'' = v_1); \\
\text{if } b \text{ then} \\
[v] := v_2 \\
\text{else} \\
\text{skip} \\
\{(b \land v \mapsto v_2 \land v' = v_1) \lor \\
(-b \land v \mapsto v' \land v' \neq v_1)\} \\
\end{cases}
\]

\[
\{Q \star e \mapsto e'\} \begin{cases} \\
\{Q \star e \mapsto e_2\} \land e' = e_1\} & \text{if } (Q \star e \mapsto e') \land e' \neq e_1\} \\
\text{CAS}(b; e, e_1, e_2)\{e'\}; \} \star Q \\
\{(b \land (Q \star e \mapsto e_2) \land e' = e_1) \lor \\
(-b \land (Q \star e \mapsto e') \land e' \neq e_1)\} & \text{if } b \text{ then} \\
\{(Q \star e \mapsto e_2) \land e' = e_1\} & \text{else} \\
\{(Q \star e \mapsto e') \land e' \neq e_1\} & \text{else} \\
\{R\} \\
\end{cases}
\]
Heap Cell Permissions

Three types of permissions:
1. Read-only permissions
2. Write permissions
3. Existence permissions

This paper requires only that the invariant shares permissions with each thread — not that threads share permissions with each other.

Read-Only Permissions:

\[ E \leftrightarrow F \iff E \xrightarrow{r} F \star E \xrightarrow{r} F \]

A read permission allows a heap cell to be read.

\[ E \xrightarrow{r} F \star E \xrightarrow{r} F' \implies F = F' \]

Write and Existence Permissions:

\[ E \leftrightarrow F \iff E \xrightarrow{w} F \star E \xrightarrow{e} - \]

A write permission allows mutation of heap cells. An existence permission allows nothing, but ensures existence.

\[ E \xrightarrow{e} - \star E' \xrightarrow{e} - \implies E \neq E' \]
Correctness of Michael’s Algorithm

Case Study: Michael’s Algorithm

Michael’s algorithm implements a shared stack.

- Think storage allocator for single-cell heap records.
  - Stack $\approx$ freelist, $\text{pop()} \approx \text{malloc}()$, and $\text{push}(x) \approx \text{free}(x)$
  - $\text{push}$ can fail because of interference from other threads.

Specifications of $\text{pop()}$ and $\text{push}(x)$:

\[
\{\text{emp}\} \text{ pop()} \{(\text{ret} \leftrightarrow -) \lor (\text{ret} = \text{nil} \land \text{emp})\}
\]
\[
\{x \leftrightarrow -\} \text{ push}(x) \{(\text{ret} \land \text{emp}) \lor (\neg\text{ret} \land x \leftrightarrow -)\}
\]
A Client of the Shared Stack

Interference between threads is confined to `pop` and `push`.

```c
alloc() of memory manager:
- Uses (slower) system allocator if the stack is empty.
- Proof does not need to (directly) account for thread interference.

```c
alloc() {
    local y;
    {emp}
    y = pop();
    {((y == nil ∧ emp) ∨ y → −)}
    if (y == nil) {
        {emp}
        y = new();
        {y → −}
    }
    {y → −}
    return y;
}
{ret → −}
```

push for a Shared Stack?

```c
push(b) {
    local t, n;
    while(true) {
        t = TOP;
        b->tl = t;
        if (CAS(&TOP, t, b)) // If TOP still matches b->tl,  
            break; // then atomically set TOP to b.
        // Else, try pushing again.
    }
    return true;
}
{ret ∧ emp}
```
pop for a Shared Stack?

1  pop() {
2      local t, n;
3      while (true) {
4          t = TOP;
5          if (t == nil)
6              break;
7          n = t->tl;
8          if (CAS(&TOP, t, n)) // If TOP still matches t, then
9              break; // atomically set TOP to t->tl.
10         } // Else, try popping again.
11      return t;
12  }

⚠️ pop() is broken by the ABA problem!

The ABA Problem

1. TOP
   └── t
      └── n

2. TOP
   └── t
      └── n

3. TOP
   └── t
      └── n

4. TOP
   └── t
      └── n
Fixing the ABA Problem

**Solution:** Add a global array $H$ of 'hazard pointers'.

```
pop() {  
    local t,n;  
    while(true) {  
        t = TOP;  
        if (t == nil)  
            break;  
        if (t != TOP) continue;  
        H[tid] = t;  
        n = t->tl;  
        if (CAS(&TOP, t, n))  
            break;  
    }  
    H[tid] = nil;  
    return t;  
}
```

(†) Between execution of $H[tid] = t$; and assignment of another value to $H[tid]$, the cell pointed to by $t$ will not be removed from the stack and subsequently re-inserted.
Fixing the ABA Problem

**Solution:** Add a global array $H$ of 'hazard pointers'.

Check that no other thread is trying to pop record $b$.

```c
push(b) {
  local t,n;
  for (n=0; n<=THREADS; n++)
    if (H[n] == b)
      return false;
  while(true) {
    t = TOP;
    b->tl = t;
    if (CAS(&TOP, t, b))
      break;
  }
  return true;
}
```

(†) Between execution of $H[tid] = t$; and assignment of another value to $H[tid]$, the cell pointed to by $t$ will not be removed from the stack and subsequently re-inserted.

---

Fixing the ABA Problem

**Solution:** Add a global array $H$ of 'hazard pointers'.

```c
pop() {
  local t,n;
  while(true) {
    t = TOP;
    if (t == nil)
      break;
    H[tid] = t;
    if (t != TOP) continue;
    n = t->tl;
    if (CAS(&TOP, t, n))
      break;
  }
  H[tid] = nil;
  return t;
}
```

(‡) Once a cell is inserted into the stack, its $tl$ value will not be altered until it is removed.
Auxiliary State to Express Key Properties

Q: How can we express the (†) and (‡) properties?

A: Use auxiliary state to track the status of hazard pointers.
  - A hazard pointer can be in one of four states:
    - **Unset**: \( H[tid] = \text{nil} \).
    - **Req**: \( H[tid] = b \) and \( b \) has not been observed in the stack.
    - **Tail\( (k) \)**: \( H[tid] = b \) and \( b \) has been observed in the stack with tail \( k \).
    - **Left**: \( H[tid] = b \) and \( b \) has been observed in the stack, but is now known not to be in the stack.
  - If a hazard pointer is \( \text{Tail}(k) \) or \( \text{Left} \), it shouldn’t be pushed.

Adding Auxiliary Assignments to pop

1. pop() {
2.   local t,n;
3.   while(true) {
4.     atomic{ t = TOP; }
5.     if (t == nil) break;
6.     atomic{ H[tid] = t; H'[tid] = Req; } \quad \text{t not yet observed in stack.}
7.     atomic{ if (TOP != t) continue; }
8.     else H'[tid] = Tail(t->t1); } \quad \text{H[tid] is observed in stack.}
9.     atomic{ n = t->t1; }
10.    if (H'[tid] != Tail(n))
11.       H'[tid] = Left; }
12.    atomic{ if (CAS(&TOP, t, n)) break; }
13. }
14.   atomic{ H[tid] = nil; H'[tid] = Unset; } \quad \text{H[tid] is no longer set.}
15.   return t;
16. }

Over-cautious: Test TOP == t as surrogate for ‘t is somewhere in the stack’.
Adding Auxiliary Assignments to `push`

```c
push(b) {
    local t,n;
    for (n=0; n<THREADS; n++) {
        atomic{
            if (H[n] == b) { G[tid] = Unset; return false; }
            G[tid] = NotHaz(b,{0,...,n});
        }
    }
    while(true) {
        atomic{ t = TOP; }
        b->tl = t;
        atomic{
            if (CAS(&TOP, t, b)) { G[tid] = Unset; break; }
        }
    }
    return true;
}
```

“I give up on pushing b.”

“I’m trying to push b, and it’s safe for 0,...,n.”

“I’m done pushing b.”

What if hazard pointers change after we’ve checked them?

▶ Can’t happen — A cell being pushed is not in the stack. So, during the push, no other thread can set its hazard pointer to that cell’s address.

Building Up the Invariant

**Q:** How does the stack constrain the hazard-pointer array `h` and hazard-status array `h'`?

**A:**

▶ If `y` is in the stack and is hazard-pointered for thread `i`, then its status is either `Tail(z)` or `Req` — it cannot be `Left` or `Unset`.

\[
\text{RNode}(y, z, h, h') \overset{\text{def}}{=} y \mapsto z \land \\
\forall i \in T. ((h(i) = y) \Rightarrow \\
(h'(i) = \text{Tail}(z) \lor h'(i) = \text{Req}))
\]

▶ Apply this restriction to every element of the stack:

\[
\text{RList}(y, h, h') \overset{\text{def}}{=} (y = \textbf{nil} \land \textbf{emp}) \lor \\
\exists z. (\text{RNode}(y, z, h, h') \ast \text{RList}(z, h, h'))
\]
**Building Up the Invariant, cont.**

**Q:** How does $G$ restrict the hazard-pointer and -status arrays?

**A:**

$$HCons(h, h') \overset{\text{def}}{=} \bigoplus_{i \in T} \left( G[i] \xrightarrow{r} Unset \lor \exists b, S. \left( (G[i] \xrightarrow{r} NotHaz(b, S) \star b \xrightarrow{e} -) \land \forall j \in S. (h(j) = b \Rightarrow h'(j) = \text{Req}) \right) \right)$$

For each thread $i$, either:

- thread $i$ is not pushing anything; or
- thread $i$ is pushing some $b$ and:
  - $b$ is not a confirmed hazard for any threads checked so far in the for-loop, and
  - $b$ is not in the stack and not being pushed by another thread.

- If thread $i$ is pushing some $b$, the thread gives $b \xrightarrow{e} -$ to the invariant and only keeps $b \xrightarrow{w} -$ for itself. Thus, the thread loses total permission and it cannot begin to push a cell and then pass the cell to another thread that finishes pushing $b$.
- The invariant provides only read permissions for $G$. Thread $i$ will have the other read permission for $G[i]$. 
Finally, the Invariant

\[
\text{Inv} \overset{\text{def}}{=} \exists h, h'. \quad \left( \left( \bigodot_{j \in T} H[j] \mapsto h(j) \ast H'[j] \mapsto h'(j) \right) \ast \left( H\text{Cons}(h, h') \ast \text{RList}(\text{TOP}, h, h') \ast \left( \forall i \in T. (h(i) = \text{nil} \iff h'(i) = \text{Unset}) \right) \right) \right)
\]

- The arrays \( H \) and \( H' \) represent \( h \) and \( h' \), respectively.
- The invariant provides only read permissions for \( H \) and \( H' \). Thread \( j \) will have the other read permission for \( H[j] \) and \( H'[j] \).
- \( h \) and \( h' \) are well-behaved with respect to the array \( G \).
- \( h \) and \( h' \) are well-behaved with respect to the stack.
- \( h \) and \( h' \) are consistent for unset hazard pointers.

Should this instead be \( \land \)?
Some Details of pop

\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Req}) \land t \neq \text{nil}\}

atomic{
\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Req} \times \text{Inv}) \land t \neq \text{nil}\}

if (TOP != t)
{H[tid] \xrightarrow{\gamma} \text{top} \times \text{H'[tid]} \xrightarrow{\gamma} \text{top} \times \text{Inv}}
continue;
else
\{(H[tid] \xrightarrow{\gamma} \text{TOP} \times H'[tid] \xrightarrow{\gamma} \text{Req} \times \text{Inv}) \land t \neq \text{nil} \land \text{TOP} = t\}
H'[tid] = \text{Tail}(t->tl);
\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Tail}(\neg) \times \text{Inv}) \land t \neq \text{nil}\}
}
\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Tail}(\neg)) \land t \neq \text{nil}\}

Recall

\text{Inv} \overset{\text{def}}{=} \exists h, h'. \left( \left( \bigodot_{j \in T}. H[j] \xrightarrow{\gamma} h(j) \times H'[j] \xrightarrow{\gamma} h'(j) \right) \right) \ast
\text{HCons}(h, h') \times \text{RList(TOP, h, h') \ast}
\left( \forall i \in T. (h(i) = \text{nil} \iff h'(i) = \text{Unset}) \right)

It suffices to show:
\[ h(\text{tid}) = t \land \text{RNode}(t, n, h, h') \Rightarrow \text{RNode}(t, n, h, h'[\text{tid} \xrightarrow{\gamma} \text{Tail}(n)]) \]

---

Some Details of pop

\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Req}) \land t \neq \text{nil}\}

atomic{
\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Req} \times \text{Inv}) \land t \neq \text{nil}\}

if (TOP != t)
{H[tid] \xrightarrow{\gamma} \text{top} \times \text{H'[tid]} \xrightarrow{\gamma} \text{top} \times \text{Inv}}
continue;
else
\{(H[tid] \xrightarrow{\gamma} \text{TOP} \times H'[tid] \xrightarrow{\gamma} \text{Req} \times \text{Inv}) \land t \neq \text{nil} \land \text{TOP} = t\}
H'[tid] = \text{Tail}(t->tl);
\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Tail}(\neg) \times \text{Inv}) \land t \neq \text{nil}\}
}
\{(H[tid] \xrightarrow{\gamma} t \times H'[tid] \xrightarrow{\gamma} \text{Tail}(\neg)) \land t \neq \text{nil}\}

Recall

\text{Inv} \overset{\text{def}}{=} \exists h, h'. \left( \left( \bigodot_{j \in T}. H[j] \xrightarrow{\gamma} h(j) \times H'[j] \xrightarrow{\gamma} h'(j) \right) \right) \ast
\text{HCons}(h, h') \times \text{RList(TOP, h, h') \ast}
\left( \forall i \in T. (h(i) = \text{nil} \iff h'(i) = \text{Unset}) \right)

It suffices to show:
\[ h(\text{tid}) = t \land \text{HCons}(h, h') \ast t \mapsto n \Rightarrow \text{HCons}(h, h'[\text{tid} \xrightarrow{\gamma} \text{Tail}(n)]) \ast t \mapsto n \]
Some Details of pop, cont.

We need to show:

\[
  h(tid) = t \land H\text{Cons}(h, h') \ast t \mapsto n \\
  \Rightarrow H\text{Cons}(h, h'[tid \mapsto \text{Tail}(n)]) \ast t \mapsto n
\]

Recall

\[
H\text{Cons}(h, h') \overset{\text{def}}{=} \bigotimes_{i \in T} \left( G[i] \overset{r}{\mapsto} \text{Unset} \lor \exists b, S. \left( (G[i] \overset{r}{\mapsto} \text{NotHaz}(b, S) \ast b \overset{e}{\mapsto} \neq) \land \forall j \in S. (h(j) = b \Rightarrow h'(j) = \text{Req}) \right) \right)
\]

For each thread \( i \), there are two cases:

1. If \( G[i] = \text{Unset} \), then setting \( h'(tid) = \text{Tail}(n) \) is safe for \( i \).
2. Otherwise, we have \( t \overset{w}{\mapsto} n \ast t \overset{e}{\mapsto} \neq b \overset{e}{\mapsto} \neq \Rightarrow t \neq b \), and setting \( h'(tid) = \text{Tail}(n) \) is safe for \( i \).

More Details of pop

\[
\{ (H[tid] \overset{r}{\mapsto} t \ast H'[tid] \overset{r}{\mapsto} \text{Tail}(-)) \land t \neq \text{nil} \}
\]

atomic{\[
\{ (H[tid] \overset{r}{\mapsto} t \ast H'[tid] \overset{r}{\mapsto} \text{Tail}(-) \ast \text{Inv}) \land t \neq \text{nil} \}
\]

\[
n = t \rightarrow t1;
\]

if (H'[tid] != Tail(n))

\[
  H'[tid] = \text{Left};
\]

\[
\{ (H[tid] \overset{r}{\mapsto} t \ast (H'[tid] \overset{r}{\mapsto} \text{Tail}(n) \lor H'[tid] \overset{r}{\mapsto} \text{Left})) \land t \neq \text{nil} \}
\]

**Case:** If \( t \) is in the stack, i.e., \( \text{RList}(\text{TOP}, h, h') \Rightarrow t \mapsto - \ast \text{true} \), then \( \text{Inv} \) gives us total permission for \( t \).

Moreover, the test \( H'[tid] \neq \text{Tail}(n) \) will fail because

\[
h(tid) = t \land h'(tid) = \text{Tail}(a) \\
\land \text{RList}(\text{TOP}, h, h') \land (t \mapsto x \ast \text{true}) \\
\Rightarrow x = a
\]

because \((p \ast q) \land e \leftrightarrow e' \Rightarrow ((p \land e \leftrightarrow e') \ast q) \lor (p \ast (q \land e \leftrightarrow e'))\).
More Details of pop

\{(H[tid] \mapsto t \star H'[tid] \mapsto \text{Tail}(-)) \land t \neq \text{nil}\}
atomic\{
\{(H[tid] \mapsto t \star H'[tid] \mapsto \text{Tail}(-) \star \text{Inv}) \land t \neq \text{nil}\}
n = t\rightarrow t1;
if (H'[tid] \neq \text{Tail}(n))
    H'[tid] = \text{Left};
\}
\{(H[tid] \mapsto t \star (H'[tid] \mapsto \text{Tail}(n) \lor H'[tid] \mapsto \text{Left})) \land t \neq \text{nil}\}

**Case:** Otherwise, RList(TOP, h, h') \Rightarrow \neg(t \mapsto - \star \text{true}), and we do not have any permissions for t.

- Therefore, we must use a racy read:

\{|\text{emp}\} \ n = [t] \{|\text{emp}\|

This reflects the algorithm’s optimism in reading t\rightarrow t1.

- But, how do we justify setting h'(tid) = \text{Left}?

More Details of pop, cont.

We may set the status to \text{Left} because

- it follows from distributivity of \land \neg(t \mapsto - \star \text{true}) over \star that

  \[h(tid) = t \land \text{RList(TOP, h, h')} \land \neg(t \mapsto - \star \text{true}) \Rightarrow \text{RList(TOP, h, h'[tid] \mapsto \text{Left})}\]

- and because

  \[h(tid) = t \land h'(tid) = \text{Tail}(-) \land \text{HCons}(h, h') \Rightarrow \text{HCons}(h, h'[tid \mapsto \text{Left})}\]

Recall

\[
\text{HCons}(h, h') \overset{\text{def}}{=} \bigcirc_{i \in T} \left( G[i] \mapsto \text{Unset} \lor \exists b, S. \left( (G[i] \mapsto \text{NotHaz}(b, S) \star b \overset{e}{\mapsto} -) \land \forall j \in S. (h(j) = b \Rightarrow h'(j) = \text{Req}) \right) \right)
\]
Still More Details of pop

\{H[tid] \xleftarrow{r} t \ast (H'[tid] \xleftarrow{r} Tail(n) \lor H'[tid] \xleftarrow{r} Left) \land t \neq \text{nil}\}

atomic{
    \{(H[tid] \xleftarrow{r} t \ast H'[tid] \xleftarrow{r} Tail(n) \ast \text{Inv} \land t \neq \text{nil}) \lor
    (H[tid] \xleftarrow{r} t \ast H'[tid] \xleftarrow{r} Left \ast \text{Inv} \land t \neq \text{nil})\}
    if (CAS(&TOP, t, n))
    {H[tid] \xleftarrow{r} \ast \ast H'[tid] \xleftarrow{r} \ast \ast (t \triangleq \text{nil} \lor t \mapsto \ast) \ast \text{Inv}\
        break;
    {H[tid] \xleftarrow{r} \ast \ast H'[tid] \xleftarrow{r} \ast \ast \text{Inv}\
    }
    {H[tid] \xleftarrow{r} \ast \ast H'[tid] \xleftarrow{r} \ast}

Case: Status is \text{Left}.

▶ The CAS will fail because:

\[H[tid] \xleftarrow{r} t \ast H'[tid] \xleftarrow{r} Left \ast \text{Inv} \Rightarrow \text{TOP} \neq t\]

The postcondition follows immediately.

Case: Status is \text{Tail(n)} and \text{TOP} \neq t.

▶ The CAS will fail, and the postcondition follows immediately.
Still More Details of pop

\{H[tid] \rightarrow t \star (H'[tid] \rightarrow Tail(n) \lor H'[tid] \rightarrow Left) \land t \neq \text{nil}\} \\
atomic{ \\
\{(H[tid] \rightarrow t \star H'[tid] \rightarrow Tail(n) \star \text{Inv} \land t \neq \text{nil}) \lor \\
(H[tid] \rightarrow t \star H'[tid] \rightarrow Left \star \text{Inv} \land t \neq \text{nil})\} \\
if (CAS(&TOP, t, n)) \\
\{H[tid] \rightarrow \neg \star H'[tid] \rightarrow \neg \star (t \equiv \text{nil} \lor t \mapsto \neg) \star \text{Inv}\} \\
break; \\
\{H[tid] \rightarrow \neg \star H'[tid] \rightarrow \neg \star \text{Inv}\} \\
\} \\
\{H[tid] \rightarrow \neg \star H'[tid] \rightarrow \neg\}

**Case:** Status is $Tail(n)$ and $TOP = t$.

- The postcondition follows from

  $$h(tid) = t \land h'(tid) = Tail(n) \land RList(t, h, h') \land t \neq \text{nil}$$  $$\Rightarrow t \mapsto n \star RList(n, h, h')$$

Some Details of push

\{G[tid] \rightarrow \text{NotHaz}(b, T) \star b \mapsto t\} \\
atomic{ \\
\{G[tid] \rightarrow \text{NotHaz}(b, T) \star b \mapsto t \star \text{Inv}\} \\
if (CAS(&TOP, t, b)) { \\
G[tid] = \text{Unset}; \\
\{G[tid] \rightarrow \text{Unset} \star \text{Inv}\} \\
break; \\
} \\
\{G[tid] \rightarrow \text{NotHaz}(b, T) \star b \mapsto \neg \star \text{Inv}\} \\
\} \\
\{G[tid] \rightarrow \text{NotHaz}(b, T) \star b \mapsto \neg\}

- If the CAS succeeds, then $b$ is not a confirmed hazard because

  $$HCons(h, h') \star G[tid] \rightarrow \text{NotHaz}(b, T)$$  $$\Rightarrow \forall i \in T. (h(i) = b \Rightarrow h'(i) = \text{Req})$$

Recall that

$$HCons(h, h') = \bigotimes_{i \in T} \left( G[i] \rightarrow \text{Unset} \lor \exists b, S. \left((G[i] \rightarrow \text{NotHaz}(b, S) \star b \mapsto \neg) \land \forall j \in S. (h(j) = b \Rightarrow h'(j) = \text{Req})\right)\right)$$
Some Details of push

\{ G[\text{tid}] \leftarrow \text{NotHaz}(b, T) \star b \mapsto^w t \}

\text{atomic}\{
\{ G[\text{tid}] \leftarrow \text{NotHaz}(b, T) \star b \mapsto^w t \star \text{Inv} \}
\text{if (CAS(\&TOP, t, b))}\{
G[\text{tid}] = \text{Unset};
\{ G[\text{tid}] \leftarrow \text{Unset} \star \text{Inv} \}
\text{break;}
\}\{ G[\text{tid}] \leftarrow \text{NotHaz}(b, T) \star b \mapsto^w - \star \text{Inv} \}
\}
\{ G[\text{tid}] \leftarrow \text{NotHaz}(b, T) \star b \mapsto^w - \}

▶ Therefore, it is safe to add b to the stack:

\quad b \mapsto t \star \text{RList}(t, h, h') \star (\forall i \in T. (h(i) = b \Rightarrow h'(i) = \text{Req}))
\quad \Rightarrow \text{RList}(b, h, h')

Recall that

\quad \text{RNode}(b, t, h, h') \overset{\text{def}}{=} b \mapsto t \land \\
\quad \forall i \in T. ((h(i) = b) \Rightarrow (h'(i) = \text{Tail}(t) \lor h'(i) = \text{Req}))

Conclusion
Conclusion

Key Points:
▶ Formally contained inter-thread interference to operations on shared, non-blocking data structure.
▶ “Even though the proofs [of the procedure bodies] may be horrible, their horrors are confined.”

Future Work:
▶ Liveness properties — lock/wait-freedom?
▶ Marriage of separation logic and rely/guarantee or temporal logic?