Newsgroups: comp.robotics
Path: brunix!uunet!think.com!enterpoop.mit.edu!bloom-picayune.mit.edu!athena.mit.edu!spedhead
From: spedhead@athena.mit.edu (Pankaj Oberoi)
Subject: A1 glitching on 6.270 boards
Message-ID: <1993Jan18.032624.28824@athena.mit.edu>
Sender: news@athena.mit.edu (News system)
Nntp-Posting-Host: steve-barnes.mit.edu
Organization: Massachusetts Institute of Technology
Date: Mon, 18 Jan 1993 03:26:24 GMT
Lines: 14


I talked with a Motorola engineer about this problem. of the glitchiness.
He thought that because the EEPROM memory space of the A1 coincided with
the RAM on the 6.270 board that when the chip was being reset into the 
wrong state, it would access the EEPROM and wipe out some of the RAM.
The problem never existed on the A0 because the EEPROM is unaccessible
on that version, and if the processor was to be reset into the strange 
mode, then it would access the RAM anyway.

From talking to Motorola Austin, the processor division, I found out 
that the A0 is being discontinued, so future boards will need to work
with the EEPROM versions of the 6811.

-pk-
