

AMD/CMU 2011

LIFE OF AN ARCHITECT AT AMD DURING A GRAPHICS CORE NEXT ARCHITECTURE DEVELOPMENT

Low Power High Performance Graphics & Parallel Compute

Michael Mantor

AMD Senior Fellow Architect

Michael.mantor@amd.com

At the heart of every AMD APU/GPU is a power aware high performance set of compute units that have been advancing to bring users new levels of programmability, precision and performance.

AGENDA

- Introduction to AMD & Fusion
- Embracing Heterogeneous Computing
- Emerging Consumer Workloads
- Future Challenges for Heterogeneous Systems
- -AMD Graphic Core Next Architecture



INTRODUCTION TO AMD & FUSION



VISION

- In the year of 2006
- AMD: Leading-Edge x86s CPUs
 - Consumer, Workstation, Server, HPC
- ATI: Leading Edge GPUs
 - Handheld, Consumer, Console, Workstation
- AMD & ATI: Combine with vision of merging technologies to drive a world of fusion to enable new experiences for consumers, businesses, developers, artist, educators, scientist, etc.







THE PLAN -> THE FUTURE IS FUSION

CPU is ideal for scalar processing

- Out of order x86 cores with low latency memory access
- Optimized for sequential and branching algorithms
- Runs existing applications very well



GPU is ideal for parallel processing

- GPU shaders optimized for throughput computing
- Ready for emerging workloads
- Media processing, simulation, natural UI, etc




Provides optimal performance combinations for a wide range of platform configurations



AMD ESTABLISHED PROCESSORS ARE DRIVING FUSION

x86 CPU owns the Software World

- Windows[®], MacOS and Linux[®] franchises
- Thousands of apps
- Established programming and memory model
- Mature tool chain
- Extensive backward compatibility for applications and OSs
- High barrier to entry



GPU Optimized for Modern Workloads

- Enormous parallel computing capacity
- Outstanding performance-per watt-per-dollar
- Very efficient hardware threading
- SIMD architecture well matched to modern workloads: video, audio, graphics



FUSION APUS: PUTTING IT ALL TOGETHER

Microprocessor Advancement

Single-Thread Era

Multi-Core Era

Heterogeneous Systems Era

Fusion APU

High Performance Task Parallel Execution

Heterogeneous Computing

Data Parallel

Execution

System-level **Programmable**

Power-efficient

Graphics Driver-based

OCL/DC Driver-based programs

programs

Programmer Accessibility

Unacceptable


Mainstream

Throughput Performance

Advancem

GPU)

IN THE YEAR OF 2011 AMD'S FIRST FUSION FAMILY OF APUS ADDRESSING A WIDE-RANGE OF PRODUCTS AND MARKETS



One Design, Fewer Watts, Massive Capability

C-Series and E-Series APUs have an area of 75 sq mm - smaller than a typical thumbnail or alpha key on a PC keyboard.



9W C-Series APU

(formerly codenamed "Ontario")



- **HD Netbooks**
- Ultra-small form factors
- Delivers powerful, mainstream-like HD entertainment experiences



18W E-Series APU

(formerly codenamed "Zacate")




- Mainstream notebooks
- All-in-one desktops
- Delivers amazing full HD entertainment experience

Up to 10-plus hours of battery life!*


New low-power "Bobcat" x86 cores and a DirectX®11 capable GPU



AMD A-SERIES APU (CODENAME "LLANO"): 2011 MAINSTREAM AND PERFORMANCE PLATFORMS



- A4/A6/A8 series with multiple skews shipping
- Manufactured by Global Foundries 32nm process
- Targeting mainstream and performance notebooks and desktops





- Combo of mainstream x86 quad-core CPUs and discrete DirectX® 11 capable graphics
- >500 GFLOPs of compute power¹
- Enables software providers to deliver higher level experiences at mainstream price points



Enjoy AMD AllDay™ battery life²

- 1. Theoretical peak performance
- 2. AMD defines "all day" battery life as 8+ hours of idle time. Active battery life data pending. BR-C1




Embracing Heterogeneous Computing



THREE ERAS OF PROCESSOR PERFORMANCE

Single-Core Era




Heterogeneous **Systems Era**

Enabled by:

- ✓ Moore's Law
- Voltage & Process Scaling
- Micro Architecture

Constrained by:

- Power
- Complexity



Enabled by:


- ✓ Moore's Law
- Desire for Throughput

Era

✓ 20 years of SMP arch

Constrained by:

- Power
- Parallel SW availability
- Scalability




Enabled by:

- ✓ Moore's Law
- ✓ Abundant data parallelism
- ✓ Power efficient GPUs

Temporarily constrained by:

- Programming models
- Communication overheads
- Workloads



(Data-parallel exploitation)



WHAT IS HETEROGENEOUS COMPUTING SYSTEM

- A system comprised of two or more compute engines with significant structural differences
- Example: low latency x86 CPU Cores and high throughput GPU Compute Units

High Performance x86 CPU Cores

- Low thread count (1-16, 32?)
- Large Caches provide Low Latency
- Out of Order, renaming, speculative execution
- Super Scalar with speculative execution
- Multi-port Registers for instance access
- Great extremes to find instruction level parallelism, optimize dependency checking and branch processing


High Performance GPU Compute Cores

- Large thread Counts (30k-128k, 256k?)
- Shared Hierarchical Caches provide temporal and locality based reuse
- Shared Instruction delivery to minimize cost & power
- Bank registers and interleave execution to minimize register cost
- Interleave execution of parallel work to hide pipeline delays, branch delays.




WHY HETEROGENEOUS SYSTEMS: EXTRACTING MORE PARALLELISM

Fine-grain data parallel Code




Maps very well to integrated SIMD dataflow (ie: SSE/AVX)

Nested data parallel Code



Lots of conditional data parallelism. Benefits from closer coupling between CPU & GPU





Emerging Workloads




THE BIG EXPERIENCE/SMALL FORM FACTOR PARADOX

Technology	Mid 1990s	Mid 2000s	Now: Parallel/Data-Dense	(North Carlot
Display	4:3 @ 0.5 megapixel	4:3 @ 1.2 megapixels	16:9 @ 7 megapixels	
Content	Email, film & scanners	Digital cameras, SD webcams (1-5 MB files)	HD video flipcams, phones, webcams (1GB)	
Online	Text and low res photos	WWW and streaming SD video	3D Internet apps and HD video online, social networking w/HD files	
Multimedia	CD-ROM	DVDs	3D Blu-ray HD Slu-ray HD Slu-ray	
Interface	Mouse & keyboard	Mouse & keyboard	Multi-touch, facial/gesture/voice recognition + mouse & keyboard	
Battery Life*	1-2 Hours	3-4 Hours	All day computing (8+ Hours)	
Factors	nternet and Multimedia Experiences		Performance that is seen and felt	Workloads

^{*}Resting battery life as measured with industry standard tests.



FOCUSING ON THE EXPERIENCES THAT MATTER





PEOPLE PREFER VISUAL COMMUNICATIONS

Verbal Perception

Words are processed at only 150 words per minute



Visual Perception

Pictures and video are processed 400 to 2000 times faster

Augmenting Today's Content:

- Rich visual experiences
- Multiple content sources
- Multi-Display
- Stereo 3D





THE EMERGING WORLD OF NEW DATA RICH APPLICATIONS

The Ultimate Visual Experience™ Fast Rich Web content, favorite HD Movies, games with realistic graphics



Using photos

- Viewing& Sharing
- Search, Recognition, Labeling?
- Advanced Editing

Using video

- DVD, BLU-RAY™, HD
- Search, Recognition, Labeling
- · Advanced Editing & Mixing



Music

- Listening and Sharing
- Editing and Mixing
- Composing and compositing





Communicating

- IM, Email, Facebook
- Video Chat, NetMeeting



Gaming

- Mainstream Games
- 3D games





ArcSoft ArcSoft TotalMedia® The atterno (CMV 2021) FUSION FERIAMO Especies Core Berresent gust 2001

Desktop

CvberLink Media

Nuvixa

CyberLink



Corel

Internet **Digital Studio** Explorer 9







Microsoft®

PowerPoint® 2010



Windows Live **Essentials**









VideoStudio

New Workload Examples: Changing Consumer Behavior

20 hours

of video

uploaded to YouTube

every minute

X-III

50 million +

digital media files added to personal content libraries

every day

Approximately

9 billion

video files owned are high-definition

1000
images
are uploaded to Facebook

every second



Why Heterogeneous Systems: Parallelism and Power

- Changing/Emerging Workloads
 - Visual communication providing ever increasing data parallel workloads
 - Mobile form factors are increasing demand on supporting data centers.
 - Computational capabilities enabling new forms of Human interaction
 - More data parallel workloads with nested data parallel content.
- Technology Advances (Denser not Faster Designs)
 - Moore's law is alive, and transistor density continues
 - But not for Metal interconnects of dense transistors
 - Cost and time to market are increasing with future technologies
 - Process/Metal Interconnect is limiting voltage reductions and frequency scaling

CHALLENGES FOR FUTURE HETEROGENEOUS SYSTEMS:

- **Power & Thermal**
 - All Day Portable Devices, Low Power Data Centers
- Memory Systems
 - Bandwidth, Addressing, Virtualization, Coherency & Consistency
- Scheduling and Quality of Services
 - Concurrency, User Scheduling, Advanced Synchronization
- Programming Models
 - Multiple ISA, Compilers, Runtimes, Tools, Libraries



FUSION / FUSION SYSTEM ARCHITECTURE (FSA) FEATURE ROADMAP

Physical Integration

Integrate CPU & GPU in silicon

Unified Memory Controller

Common
Manufacturing
Technology

Optimized Platforms

GPU Compute C++ support

User mode schedulng

Bi-Directional Power Mgmt between CPU and GPU

Architectural Integration

Unified Address Space for CPU and GPU

GPU uses pageable system memory via CPU pointers

Fully coherent memory between CPU & GPU

System Integration

GPU compute context switch

GPU graphics pre-emption

Quality of Service

Extend to Discrete GPU



FUSION SYSTEM ARCHITECTURE - AN OPEN PLATFORM

- Open Architecture with published specifications
 - FSAIL virtual ISA
 - FSA memory model
 - FSA architected dispatch
- ISA agnostic for both CPU and GPU
- Invited partners to join AMD, in all areas
 - Hardware companies
 - Operating Systems
 - Tools and Middleware
 - Applications
- FSA ARB will be formed






AMD Graphic Core Next Architecture


- Unified Scalable Graphic Processing Unit (GPU) optimized for Graphics and Compute
 - Multiple Engine Architecture with Multi-Task Capabilities
 - Compute Unit Architecture
 - Multi-Level R/W Cache Architecture
- What will not be discussed
 - Roadmaps/Schedules
 - New Product Configurations
 - Feature Rollout
- Visit AMD Fusion Developers Summit online for Fusion System Architecture details
 - http://developer.amd.com/afds/pages/session.aspx



SCALABLE MULTI-TASK GRAPHICS ENGINE




SCALABLE MULTI-TASK GRAPHICS ENGINE





MULTI-ENGINE UNIFIED COMPUTING GPU




- Real time task scheduling
- Background task scheduling
- Compute Task Graph Processing
 - Hardware Scheduling
 - Task Queue Context Switching
- Error Detection & Correction (EDCC)
 - For GDDR and internal SRAM Pools

AMD GRAPHIC CORE NEXT COMPUTE UNIT ARCHITECTURE



Input Data: PC/State/Vector Register/Scalar Register PROGRAMMERS VIEW OF COMPUTE UNIT Msg Bus PC- Program Counter MSG - Message SIMD Branch & SIMD - Single Instruction **MSG Unit** PC & IB Instruction Fetch Arbitration multiple data Export/GDS Decode Instruction Vector Memory Decode Scalar Unit SIMD **Export** Scalar Bus Decode 8 KB Registers 64 KB Arbitration R/W Registers R/W L2 Integer ALU data **L**1 MP Vector Vector **16KB** Decode ALU 64 KB LDS Memory LDS Decode 4 CU Shared 16KB Scalar Read Only L1 Rqst Arb R/W L2 4 CU Shared 32KB Instruction L1



SOME CODE EXAMPLES (1)

```
float fn0(float a,float b)
  if(a>b)
    return((a-b)*a);
  else
    return((b-a)*b
```

Optional:


Use based on the number of instruction in conditional section.

Executed in branch unit

```
//Registers r0 contains "a", r1 contains "b"
//Value is returned in r2
  v cmp gt f32
                r0,r1
                            //a > b, establish VCC
  s mov b64
                 s0,exec
                            //Save current exec mask
  s and b64
                 exec, vcc, exec //Do "if"
  s cbranch vccz
                 label0 //Branch if all lanes fail
                 r2,r0,r1 //result = a - b
  v sub f32
                 r2,r2,r0
                             //result=result * a
  v mul f32
label0:
  s andn2 b64
                 exec,s0,exec //Do "else"(s0 & !exec)
  s cbranch execz label1 //Branch if all lanes fail
  v sub f32
                            //result = b - a
                 r2,r1,r0
  v mul f32
                 r2,r2,r1
                            //result = result * b
label1:
  s mov b64
                 exec,s0
                             //Restore exec mask
```



INSTRUCTION BUFFERING & FETCH



4 CU Shared 32KB Instruction L1



R/W L2

INSTRUCTION ARBITRATION AND DECODE

- A Kernel freely mixes instruction types (Simplistic Programming Model, no weird rules)
 - Scalar/Scalar Memory, Vector, Vector Memory, Shared Memory, etc.
- A CU will issue the instructions of a kernel for a wave-front sequentially
 - Use of predication & control flow enables any single work-item a unique execution path
- Every clock cycle, waves on one SIMDs are considered for instruction issue.
- At most, one instruction from each category may be issued.
- At most one instruction per wave may be issued.
- Up to a maximum of 5 instructions can issue per cycle, not including "internal" instructions.
 - 1 Vector Arithmetic Logic Unit (ALU)
 - 1 Scalar ALU or Scalar Memory Read
 - 1 Vector memory access (Read/Write/Atomic)
 - 1 Branch/Message s_branch and s_cbranch_<cond>
 - 1 Local Data Share (LDS)
 - 1 Export or Global Data Share (GDS)
 - 1 Internal (s_nop, s_sleep, s_waitcnt, s_barrier, s_setprio)



BRANCH AND MESSAGE UNIT

Msg Bus



- Branch
 - Unconditional Branch (s_branch)
 - Conditional Branch (s_cbranch_<cond>)
 - Condition → SCC==0, SCC=1, EXEC==0, EXEC!=0, VCC==0, VCC!=0
 - 16-bit signed immediate dword offset from PC provided
- Messages
 - s_msg → CPU interrupt with optional halt (with shader supplied code and source),
 - debug msg (perf trace data, halt, etc)
 - special graphics synchronization and resource management messages




Update PC

Branch &

MSG Unit

INTEGER SCALAR UNIT


- A fully functional "scalar unit" with independent arbitration and decode
 - One scalar ALU or scalar memory read instruction processed per cycle
 - 32/64 bit Integer ALU with memory read support
 - 512 SGPR per SIMD shared between waves, {SGPRn+1, SGPR} pair provide 64 bit register
- Scalar Data Cache 16 KB 64B lines, 4 Way Assoc, LRU replacement policy
 - Peak Bandwidth per CU is 16 bytes/cycle






VECTOR ALU UNIT

- Multi-Precision (MP) Single Instruction Multiple Data (SIMD) Units
 - 16 wide Single Precision IEEE floats or 32-bit integers operations per cycle
 - Selectable Double Precision rate options (determined at product build/configuration time)
 - 256 VGPRs shared across waves in SIMD, adjacent pairs form 64 bit registers






NON-VERY LONG INSTRUCTION WORD (VLIW) VECTOR ENGINES







4 Way VLIW SIMD	4 SIMD non-VLIW	
64 Single Precision MAC	64 Single Precision MAC	
VGPR → 64 * 4 * 256-32bit → 256KB	VGPR → 4 * 64 * 256-32bit → 256KB	
1 VLIW Instruction * 4 Ops → Dependencies limitations	4SIMD * 1 ALU Operation → Occupancy limitations	
3 SRC GPRs, 1 Vector Destination	3 SRC GPRs, 1 Vector\1Scalar Register Destination	
Compiler manage VGPR port conflicts	No VGPR port conflicts	
VALU Instruction Bandwidth → 1-7 dwords(~2 dwords/clk)	VALU Instruction Bandwidth → 1-2 dwords/cycle	
Interleaved wavefront instruction required	Vector back-to-back wavefront instruction issue	
Specialized complicated compiler scheduling	Standard compiler scheduling & optimizations	
Difficult assembly creation, analysis, & debug	Simplified assembly creation, analysis, & debug	
Complicated tool chain support	Simplified tool chain development and support	
Less predictive results and performance	Stable and predictive results and performance	

LOCAL SHARED MEMORY (LDS)


- 64 kb, 32 bank Shared Memory
- Direct mode
 - Vector Instruction Operand → 32/16/8 bit broadcast value
 - Graphics Interpolation @ rate, no bank conflicts
- Index Mode Load/Store/Atomic Operations
 - Bandwidth Amplification, upto 32 32 bit lanes serviced per clock peak
 - Direct decoupled return to VGPRs
 - Hardware conflict detection with auto scheduling
- Software consistency/coherency for thread groups via hardware barrier
- Fast & low power vector load return from R/W L1





VECTOR EXPORT INSTRUCTIONS


- Exports move data from 1-4 VGPRs to Graphic Pipeline
 - Color (MRT0-7), Depth, Position, and Parameter
- Global shared memory Ops






VECTOR MEMORY OPERATIONS

- Read/Write/Atomic request are routed to R/W cache hierarchy
 - Variable size addresses /data (4-128b, 8-64b, 16-32b)/cycle
- Addressing unit
 - Address coalescing
 - Image and filter dependant address generation
 - Write Data format conversion
- L1 16KB R/W Vector Data cache
 - 64B cache line, 4 sets x 64 way, LRU Replacement
 - Read-Write Cache (write-through at end of wavefront)
 - Decompression on cache read out
- Return data processing to VGPRs
 - Data filtering, format conversions
 - Optional gather return directly to LDS






GRAPHICS CORE NEXT ARCHITECTURE


NEW COMPUTE UNIT ARCHITECTURE

- Simpler ISA compared to previous generation
 - No VLIW packing
 - Control flow more directly programmed
- Advanced language feature support
 - Exception support
 - Function calls
 - Recursion
- Enhanced extended ALU operations
 - Media ops
 - Integer ops
 - Floating point atomics (min, max, cmpxchg)
- Improved debug support
 - HW functionality to improve debug support





GRAPHICS CORE NEXT ARCHITECTURE




R/W CACHE

- Read / Write Data cached
 - Bandwidth amplification
 - Improved behavior on more memory access patterns
 - Improved write to read reuse performance
 - L1 Write-through / L2 write-back caches
- Relaxed memory model
 - Consistency controls available for locality of load/store/atomic
- GPU Coherent
 - Acquire / Release semantics control data visibility across the machine
 - L2 coherent = all CUs can have the same view of data
- Remote Global atomics
 - Performed in L2 cache



AMD Graphic Core Next Compute Unit Architecture Summary

- A heavily multi-threaded Compute Unit (CU) architected for throughput
 - -Efficiently balanced for graphics and general compute
 - -Simplified coding for performance, debug and analysis
 - -Simplified machine view for tool chain development
 - Low latency flexible control flow operations
 - Load acquire / Store release consistency controls
 - Read/Write Cache Hierarchy improves I/O characteristics
 - -Flexible vector load, store, and remote atomic operations





QUESTIONS ?

Disclaimer & Attribution

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. There is no obligation to update or otherwise correct or revise this information. However, we reserve the right to revise this information and to make changes from time to time to the content hereof without obligation to notify any person of such revisions or changes.

NO REPRESENTATIONS OR WARRANTIES ARE MADE WITH RESPECT TO THE CONTENTS HEREOF AND NO RESPONSIBILITY IS ASSUMED FOR ANY INACCURACIES. ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE ARE EXPRESSLY DISCLAIMED. IN NO EVENT WILL ANY LIABILITY TO ANY PERSON BE INCURRED FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. All other names used in this presentation are for informational purposes only and may be trademarks of their respective owners.

OpenCL is a trademark of Apple Inc. used with permission by Khronos.

DirectX is a registered trademark of Microsoft Corporation.

© 2011 Advanced Micro Devices, Inc. All rights reserved.

