FIR Summary
Sequential:
Memory Bandwidth per output: 3k+1
each x k times. k w’s. plus one y.
1 result o(k) cycles
o(1) hardware
Systolic:
Memory Bandwidth per output: 2
1 x + 1 y.
1 result every cycle - o(1)
o(k) hardware
Previous slide
Back to first slide
View graphic version