Adders
Already covered: Fast Carry in FPGAs
Problem:
Delay grows linearly with bit width
Solutions for larger additions (> 16 bits)
Pipelining
Carry-bypass
Carry-select
Carry Lookahead
Previous slide
Next slide
Back to first slide
View graphic version