Synthesis
Good FPGA designs:
Don’t look like good ASIC designs
FPGA Style:
Abundant FFs: Pipelining, one-hot FSMs
Logic:
Not easy to estimate area from function
Synthesis counts terms in Boolean expression
Area(AB + ~ABC + A~B~C) = Area(ABC)
Previous slide
Next slide
Back to first slide
View graphic version