Using the Silicon
MPP
Vector
CISC2
64-way superscalar
Reconfigurable Processor
More cache
Previous slide
Next slide
Back to first slide
View graphic version