

Lecture 24

Thread-Level Speculation

Reference: "Compiler Optimization of Scalar Value Communication Between Speculative Threads", by Antonia Zhai, Christopher B. Colohan, J. Gregory Steffan and Todd C. Mowry. ASPLOS, 2002.

Phillip B. Gibbons

15-745: Thread-Level Speculation

Carnegie Mellon

1

Automatic Parallelization

Proving independence of threads is hard:

- complex control flow
- complex data structures
- pointers, pointers, pointers
- run-time inputs


How can we make the compiler's job feasible?

Thread-Level Speculation (TLS)

2

```
while (...) {
    x = hash[index1];
    ...
    hash[index2] = y;
    ...
}
```

Example



Processor
= hash[3]
...
hash[10] =
...
= hash[19]
...
hash[21] =
...
= hash[33]
...
hash[30] =
...
= hash[10]
...
hash[25] =
...

3

Carnegie Mellon

Example of Thread-Level Speculation



Processor
Epoch 1
= hash[3]
...
hash[10] =
...
= hash[19]
...
hash[21] =
...
= hash[33]
...
hash[30] =
...
= hash[10]
...
hash[25] =
...


Processor
Epoch 2
= hash[3]
...
hash[10] =
...
= hash[19]
...
hash[21] =
...
= hash[33]
...
hash[30] =
...
= hash[10]
...
hash[25] =
...

Processor
Epoch 3
= hash[3]
...
hash[10] =
...
= hash[19]
...
hash[21] =
...
= hash[33]
...
hash[30] =
...
= hash[10]
...
hash[25] =
...

Processor
Epoch 4
= hash[3]
...
hash[10] =
...
= hash[19]
...
hash[21] =
...
= hash[33]
...
hash[30] =
...
= hash[10]
...
hash[25] =
...

4


Example of Thread-Level Speculation



Time ↓

5


Example of Thread-Level Speculation



Time ↓

6

Example of Thread-Level Speculation



Time ↓





7


System Requirements for Thread-Level Speculation

System requirements:


- 1) Detect data dependence violations
 - extend invalidation-based cache coherence
- 2) Buffer speculative modifications
 - use the caches as speculative buffers

8







13







14











15











16

























Speculating Beyond a Control Dependence



45

Carnegie Mellon

Speculatively Scheduling Instructions Across Control Dependences




46

No significant performance gain

Carnegie Mellon


Speculating Beyond a Potential Data Dependence



47

Carnegie Mellon

Aggressively Scheduling Instructions Across Both Control and Data Dependences



Improves performance significantly for some benchmarks

48

Carnegie Mellon

