

Lectures 26-27

Compiler Algorithms for Prefetching Data

I. Prefetching for Arrays

II. Prefetching for Recursive Data Structures

Reading: ALSU 11.11.4

Advanced readings (optional):

T.C. Mowry, M. S. Lam and A. Gupta, "Design and Evaluation of a Compiler Algorithm for Prefetching," In Proceedings of ASPLOS-V, Oct. 1992, pp. 62-73.

C.-K. Luk and T. C. Mowry, "Compiler-Based Prefetching for Recursive Data Structures," In Proceedings of ASPLOS-VII, Oct. 1996, pp. 222-233.


Todd C. Mowry

15-745: Data Prefetching

Carnegie Mellon

1

The Memory Latency Problem



- ↑ processor speed ≫ ↑ memory speed
- caches are not a panacea


15-745: Data Prefetching

2

Carnegie Mellon

Todd C. Mowry

Uniprocessor Cache Performance on Scientific Code



- Applications from SPEC, SPLASH, and NAS Parallel.
- Memory subsystem typical of MIPS R4000 (100 MHz):
 - 8K / 256K direct-mapped caches, 32 byte lines
 - miss penalties: 12 / 75 cycles
- 8 of 13 spend > 50% of time stalled for memory

15-745: Data Prefetching

3

Carnegie Mellon

Todd C. Mowry

Prefetching for Arrays: Overview

- Tolerating Memory Latency
- Prefetching Compiler Algorithm and Results
- Implications of These Results

15-745: Data Prefetching

4

Carnegie Mellon

Todd C. Mowry

Coping with Memory Latency

Reduce Latency:

- **Locality Optimizations**
 - reorder iterations to improve cache reuse

Tolerate Latency:

- **Prefetching**
 - move data close to the processor before it is needed


15-745: Data Prefetching

5

Carnegie Mellon

Todd C. Mowry

Tolerating Latency Through Prefetching



- overlap memory accesses with computation and other accesses

15-745: Data Prefetching

6

Carnegie Mellon

Todd C. Mowry

Types of Prefetching

Cache Blocks:

- (-) limited to unit-stride accesses

Nonblocking Loads:

- (-) limited ability to move back before use

Hardware-Controlled Prefetching:

- (-) limited to constant-strides and by branch prediction
- (+) no instruction overhead

Software-Controlled Prefetching:

- (-) software sophistication and overhead
- (+) minimal hardware support and broader coverage

15-745: Data Prefetching

7

Carnegie Mellon

Todd C. Mowry

Prefetching Research Goals

- Domain of Applicability
- Performance Improvement
 - maximize benefit
 - minimize overhead

15-745: Data Prefetching

8

Carnegie Mellon

Todd C. Mowry

Prefetching Concepts

possible only if addresses can be determined ahead of time
coverage factor = fraction of misses that are prefetched
unnecessary if data is already in the cache
effective if data is in the cache when later referenced

Analysis: what to prefetch


- maximize coverage factor
- minimize unnecessary prefetches

Scheduling: when/how to schedule prefetches

- maximize effectiveness
- minimize overhead per prefetch

Reducing Prefetching Overhead

- instructions to issue prefetches
- extra demands on memory system



- important to minimize unnecessary prefetches

Compiler Algorithm

Analysis: what to prefetch

- Locality Analysis

Scheduling: when/how to issue prefetches

- Loop Splitting
- Software Pipelining


Steps in Locality Analysis

1. Find data reuse
 - if caches were infinitely large, we would be finished
2. Determine "localized iteration space"
 - set of inner loops where the data accessed by an iteration is expected to fit within the cache
3. Find data locality:
 - reuse \cap localized iteration space \Rightarrow locality

Data Locality Example

```
for i = 0 to 2
  for j = 0 to 100
    A[i][j] = B[j][0] + B[j+1][0];
```

○ Hit
● Miss



15-745: Data Prefetching

13

Carnegie Mellon
Todd C. Mowry

Reuse Analysis: Representation

```
for i = 0 to 2
  for j = 0 to 100
    A[i][j] = B[j][0] + B[j+1][0];
```

- Map n loop indices into d array indices via array indexing function:

$$\vec{f}(\vec{v}) = H\vec{v} + \vec{c}$$

$$A[i][j] = A\left(\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix}\right)$$

$$B[j][0] = B\left(\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix}\right)$$

$$B[j+1][0] = B\left(\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix}\right)$$

15-745: Data Prefetching

14

Carnegie Mellon
Todd C. Mowry

Finding Temporal Reuse

- Temporal reuse occurs between iterations \vec{v}_1 and \vec{v}_2 whenever:

$$H\vec{v}_1 + \vec{c} = H\vec{v}_2 + \vec{c}$$

$$H(\vec{v}_1 - \vec{v}_2) = \vec{0}$$

- Rather than worrying about individual values of \vec{v}_1 and \vec{v}_2 , we say that reuse occurs along **direction vector** \vec{r} when:

$$H(\vec{r}) = \vec{0}$$

- Solution:** compute the **nullspace** of H

15-745: Data Prefetching

15

Carnegie Mellon
Todd C. Mowry

Temporal Reuse Example

```
for i = 0 to 2
  for j = 0 to 100
    A[i][j] = B[j][0] + B[j+1][0];
```

- Reuse between iterations (i_1, j_1) and (i_2, j_2) whenever:

$$\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i_1 \\ j_1 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i_2 \\ j_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

$$\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i_1 - i_2 \\ j_1 - j_2 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$

- True whenever $j_1 = j_2$, and regardless of the difference between i_1 and i_2 .
 - i.e. whenever the difference lies along the nullspace of $\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix}$, which is $\text{span}\{(1,0)\}$ (i.e. the outer loop).

15-745: Data Prefetching


16

Carnegie Mellon
Todd C. Mowry

Localized Iteration Space


- Given finite cache, **when does reuse result in locality?**

```
for i = 0 to 2
  for j = 0 to 8
    A[i][j] = B[j][0] + B[j+1][0];
```



Localized: both i and j loops
(i.e. $\text{span}\{(1,0),(0,1)\}$)

```
for i = 0 to 2
  for j = 0 to 1000000
    A[i][j] = B[j][0] + B[j+1][0];
```



Localized: j loop only
(i.e. $\text{span}\{(0,1)\}$)

- Localized** if accesses less data than *effective cache size*

Computing Locality

- $\text{Reuse Vector Space} \cap \text{Localized Vector Space} \Rightarrow \text{Locality Vector Space}$

Example: for i = 0 to 2
for j = 0 to 100
A[i][j] = B[j][0] + B[j+1][0];

- If both loops are localized:
 - $\text{span}\{(1,0)\} \cap \text{span}\{(1,0),(0,1)\} \Rightarrow \text{span}\{(1,0)\}$
 - i.e. temporal reuse *does* result in **temporal locality**
- If only the innermost loop is localized:
 - $\text{span}\{(1,0)\} \cap \text{span}\{(0,1)\} \Rightarrow \text{span}\{\}$
 - i.e. **no temporal locality**

Prefetch Predicate

Locality Type	Miss Instance	Predicate
None	Every Iteration	True
Temporal	First Iteration	$i = 0$
Spatial	Every l iterations (l = cache line size)	$(i \bmod l) = 0$

Example: for i = 0 to 2
for j = 0 to 100
A[i][j] = B[j][0] + B[j+1][0];

Reference	Locality	Predicate
A[i][j]	$\begin{bmatrix} i \\ j \end{bmatrix} = \begin{bmatrix} \text{none} \\ \text{spatial} \end{bmatrix}$	$(j \bmod 2) = 0$
B[j+1][0]	$\begin{bmatrix} i \\ j \end{bmatrix} = \begin{bmatrix} \text{temporal} \\ \text{none} \end{bmatrix}$	$i = 0$

Compiler Algorithm

Analysis: what to prefetch

- Locality Analysis

Scheduling: when/how to issue prefetches

- Loop Splitting
- Software Pipelining

Loop Splitting

- Decompose loops to isolate cache miss instances
 - cheaper than inserting IF statements

Locality Type	Predicate	Loop Transformation
None	True	None
Temporal	$i = 0$	Peel loop i
Spatial	$(i \bmod l) = 0$	Unroll loop i by l

- Apply transformations recursively for nested loops
- Suppress transformations when loops become too large
 - avoid code explosion

15-745: Data Prefetching

21

Carnegie Mellon

Todd C. Mowry

Software Pipelining

$$\text{Iterations Ahead} = \left\lceil \frac{l}{s} \right\rceil$$

where l = memory latency, s = shortest path through loop body

Original Loop

```
for (i = 0; i < 100; i++)
    a[i] = 0;
```

Software Pipelined Loop (5 iterations ahead)

```
for (i = 0; i < 5; i++) /* Prolog */
    prefetch(&a[i]);

for (i = 0; i < 95; i++) { /* Steady State */
    prefetch(&a[i+5]);
    a[i] = 0;
}

for (i = 95; i < 100; i++) /* Epilog */
    a[i] = 0;
```

15-745: Data Prefetching

22

Carnegie Mellon


Todd C. Mowry

Example Revisited

Original Code

```
for (i = 0; i < 3; i++)
    for (j = 0; j < 100; j++)
        A[i][j] = B[j][0] + B[j+1][0];
```

- Cache Hit
- Cache Miss



Code with Prefetching

```
prefetch(&a[0][0]);
for (j = 0; j < 6; j += 2) {
    prefetch(&b[j+1][0]);
    prefetch(&b[j+2][0]);
    prefetch(&a[0][j+1]);
}
for (j = 0; j < 94; j += 2) {
    prefetch(&b[j+7][0]);
    prefetch(&b[j+8][0]);
    prefetch(&a[0][j+7]);
    A[0][j] = B[j][0] + B[j+1][0];
    A[0][j+1] = B[j+1][0] + B[j+2][0];
}
for (j = 94; j < 100; j += 2) {
    A[0][j] = B[j][0] + B[j+1][0];
    A[0][j+1] = B[j+1][0] + B[j+2][0];
}
for (i = 1; i < 3; i++) {
    prefetch(&a[i][0]);
    for (j = 0; j < 6; j += 2)
        prefetch(&a[i][j+1]);
    for (j = 0; j < 94; j += 2) {
        prefetch(&a[i][j+7]);
        A[i][j] = B[j][0] + B[j+1][0];
        A[i][j+1] = B[j+1][0] + B[j+2][0];
    }
    for (j = 94; j < 100; j += 2) {
        A[i][j] = B[j][0] + B[j+1][0];
        A[i][j+1] = B[j+1][0] + B[j+2][0];
    }
}
```

15-745: Data Prefetching

23

Carnegie Mellon

Todd C. Mowry

Experimental Framework (Uniprocessor)

Architectural Extensions:

- Prefetching support:
 - lockup-free caches
 - 16-entry prefetch issue buffer
 - prefetch directly into both levels of cache
- Contention:
 - memory pipelining rate = 1 access every 20 cycles
 - primary cache tag fill = 4 cycles
- Misses get priority over prefetches

Simulator:

- detailed cache simulator driven by *pixified* object code.

15-745: Data Prefetching

24

Carnegie Mellon

Todd C. Mowry

Experimental Results (Dense Matrix Uniprocessor)


- Performance of Prefetching Algorithm
 - Locality Analysis
 - Software Pipelining
- Interaction with Locality Optimizer

15-745: Data Prefetching

25

Carnegie Mellon
Todd C. Mowry

Performance of Prefetching Algorithm




- memory stalls reduced by 50% to 90%
- instruction and memory overheads typically low
- 6 of 13 have speedups over 45%

15-745: Data Prefetching

26

Carnegie Mellon
Todd C. Mowry

Effectiveness of Locality Analysis



Selective vs. Indisciminate prefetching:


- similar reduction in memory stalls
- significantly less overhead
- 6 of 13 have speedups over 20%

15-745: Data Prefetching

27

Carnegie Mellon
Todd C. Mowry

Effectiveness of Locality Analysis (Continued)




- fewer unnecessary prefetches
- comparable coverage factor
- reduction in prefetches ranges from 1.5 to 21 (average = 6)

15-745: Data Prefetching

28

Carnegie Mellon
Todd C. Mowry

Effectiveness of Software Pipelining




- Large pf-miss → ineffective scheduling
 - conflicts replace prefetched data (CHOLSKY, TOMCATV)
 - prefetched data still found in secondary cache

15-745: Data Prefetching

29

Carnegie Mellon
Todd C. Mowry

Interaction with Locality Optimizer



- locality optimizations reduce number of cache misses
- prefetching hides any remaining latency
- best performance through a combination of both

15-745: Data Prefetching

30

Carnegie Mellon
Todd C. Mowry

Prefetching Indirections

```
for (i = 0; i < 100; i++)
    sum += A[index[i]];
```

Analysis: what to prefetch

- both dense and **indirect** references
- difficult to predict whether indirections hit or miss

Scheduling: when/how to issue prefetches

- modification of software pipelining algorithm

15-745: Data Prefetching

31

Carnegie Mellon
Todd C. Mowry

Software Pipelining for Indirections

Original Loop

```
for (i = 0; i < 100; i++)
    sum += A[index[i]];
```

Software Pipelined Loop
(5 iterations ahead)

```
for (i = 0; i < 5; i++) /* Prolog 1 */
    prefetch(&index[i]);

for (i = 0; i < 5; i++) { /* Prolog 2 */
    prefetch(&index[i+5]);
    prefetch(&A[index[i]]);
}

for (i = 0; i < 90; i++) { /* Steady State */
    prefetch(&index[i+10]);
    prefetch(&A[index[i+5]]);
    sum += A[index[i]];
}

for (i = 90; i < 95; i++) { /* Epilog 1 */
    prefetch(&A[index[i+5]]);
    sum += A[index[i]];
}


for (i = 95; i < 100; i++) /* Epilog 2 */
    sum += A[index[i]];
```

15-745: Data Prefetching

32

Carnegie Mellon
Todd C. Mowry

Indirection Prefetching Results



(N = No Prefetching, D = Dense-Only Prefetching, I = Indirection Prefetching)

- larger overheads in computing indirection addresses
- significant overall improvements for IS and CG

15-745: Data Prefetching

33

Carnegie Mellon

Todd C. Mowry

Summary of Results

Dense Matrix Code:

- eliminated 50% to 90% of memory stall time
- overheads remain low due to prefetching selectively
- significant improvements in overall performance (6 over 45%)

Indirections, Sparse Matrix Code:

- expanded coverage to handle some important cases

15-745: Data Prefetching

34

Carnegie Mellon

Todd C. Mowry

Prefetching for Arrays: Concluding Remarks

- Demonstrated that software prefetching is effective
 - selective prefetching to eliminate overhead
 - dense matrices and indirections / sparse matrices
 - uniprocessors and multiprocessors
- Hardware should focus on providing sufficient memory bandwidth

15-745: Data Prefetching

35

Carnegie Mellon

Todd C. Mowry

Part II: Prefetching for Recursive Data Structures

15-745: Data Prefetching

36

Carnegie Mellon

Todd C. Mowry

Recursive Data Structures

- Examples:
 - linked lists, trees, graphs, ...
- A common method of building large data structures
 - especially in non-numeric programs
- Cache miss behavior is a concern because:
 - large data set with respect to the cache size
 - temporal locality may be poor
 - little spatial locality among consecutively-accessed nodes

Goal:

- Automatic Compiler-Based Prefetching for Recursive Data Structures

15-745: Data Prefetching

37

Carnegie Mellon

Todd C. Mowry

Overview

- Challenges in Prefetching Recursive Data Structures
- Three Prefetching Algorithms
- Experimental Results
- Conclusions


15-745: Data Prefetching

38

Carnegie Mellon

Todd C. Mowry

Scheduling Prefetches for Recursive Data Structures



Our Goal: *fully hide latency*

- thus achieving fastest possible computation rate of $1/W$
- e.g., if $L = 3W$, we must prefetch 3 nodes ahead to achieve this


15-745: Data Prefetching

39

Carnegie Mellon

Todd C. Mowry

Performance without Prefetching







15-745: Data Prefetching

40

Carnegie Mellon

Todd C. Mowry



Summary of Prefetching Algorithms

	Greedy	History-Pointer	Data-Linearization
Control over Prefetching Distance	little	more precise	more precise
Applicability to Recursive Data Structures	any RDS	revisited; changes only slowly	must have a major traversal order; changes only slowly
Overhead in Preparing Prefetch Addresses	none	space + time	none in practice
Ease of Implementation	relatively straightforward	more difficult	more difficulty

- Greedy prefetching is the most widely applicable algorithm
 - fully implemented in SUIF

Overview

- Challenges in Prefetching Recursive Data Structures
- Three Prefetching Algorithms
- Experimental Results
- Conclusions

Experimental Framework

Benchmarks

- Olden benchmark suite
 - 10 pointer-intensive programs
 - covers a wide range of recursive data structures

Simulation Model


- Detailed, cycle-by-cycle simulations
- MIPS R10000-like dynamically-scheduled superscalar

Compiler


- Implemented in the SUIF compiler
- Generates fully functional, optimized MIPS binaries

Implementation of Our Prefetching Algorithms

Automated in the SUIF compiler



Performance of Compiler-Inserted Greedy Prefetching



- Eliminates much of the stall time in programs with large load stall penalties
 - half achieve speedups of 4% to 45%


15-745: Data Prefetching

53

Carnegie Mellon

Todd C. Mowry

Coverage Factor



- coverage factor = $pf_hit + pf_miss$
- 7 out of 10 have coverage factors > 60%
 - em3d, power, voronoi have many array or scalar load misses
- small pf_miss fractions → effective prefetch scheduling


15-745: Data Prefetching

54

Carnegie Mellon

Todd C. Mowry

Unnecessary Prefetches



- % dynamic pfs that are unnecessary because the data is in the D-cache
- 4 have >80% unnecessary prefetches
- Could reduce overhead by eliminating static pfs that have high hit rates


15-745: Data Prefetching

55

Carnegie Mellon

Todd C. Mowry

Reducing Overhead Through Memory Feedback



- Eliminating static pfs with hit rate >95% speeds them up by 1-8%
- However, eliminating useful prefetches can hurt performance
- Memory feedback can potentially improve performance


15-745: Data Prefetching

56

Carnegie Mellon

Todd C. Mowry

Performance of History-Pointer Prefetching




- Applicable because a list structure does not change over time
- 40% speedup over greedy prefetching through:
 - better miss coverage (64% → 100%)
 - fewer unnecessary prefetches (41% → 29%)
- Improved accuracy outweighs increased overhead in this case

15-745: Data Prefetching

57

Carnegie Mellon
Todd C. Mowry

Performance of Data-Linearization Prefetching



- Creation order equals major traversal order in *treeadd* & *perimeter*
 - hence data linearization is done without data restructuring
- 9% and 18% speedups over greedy prefetching through:
 - **fewer unnecessary prefetches:**
 - 94%→78% in *perimeter*, 87%→81% in *treeadd*
 - **while maintaining good coverage factors:**
 - 100%→80% in *perimeter*, 100%→93% in *treeadd*

15-745: Data Prefetching

58

Carnegie Mellon
Todd C. Mowry

Conclusions

- Propose 3 schemes to overcome the pointer-chasing problem:
 - Greedy Prefetching
 - History-Pointer Prefetching
 - Data-Linearization Prefetching
- Automated greedy prefetching in SUIF
 - improves performance significantly for half of Olden
 - memory feedback can further reduce prefetch overhead
- The other 2 schemes can outperform greedy in some situations

15-745: Data Prefetching

59

Carnegie Mellon
Todd C. Mowry