



The Memory Latency Problem



- ↑ processor speed >> ↑ memory speed
- latency even worse for multiprocessors
- caches are not a panacea



- Architecture resembling DASH multiprocessor.
 - latency 1=: 15: 30: 100prodessor cycles
 - 16 processors
- 6 of 8 spenzd 50% of time stalled for memory.

Overview

- Tolerating Memory Latency
- Prefetching Classification
- Compiler-Based Prefetching
- Performance Results
- Concluding Remarks

Coping with Memory Latency

Reduce Latency:

- Caches, local memory, low-latency network
- Locality optimizations

Tolerate Latency:

- Relaxed memory consistency models
 - permits buffering and pipelining of accesses
- Prefetching
 - move data close to the processor before it is needed
- Context switching
 - switch contexts on long-latency operations
- **Complementary -- not mutually exclusive**

Benefits of Prefetching

- prefetch early enough
 - completely hides latency
- issue prefetches in blocks
 - pipelining
 - only first reference suffers
- prefetch with ownership
 - reduces write latency

Prefetching Classification

• Non-binding vs. Binding prefetches

Binding: value of a later "real" reference is bound when prefetch is performed.

- restricts legal issue
- additional high-speed storage needed

Non-Binding: prefetch brings data closer, but value is not bound until later "real" reference.

- data remains visible to coherence protocol
- prefetch issue not restricted

```
prefetch(&x);
...
LOCK(L);
x = x + 1;
UNLOCK(L);
```

Prefetching Classification (continued)

• hardware controlled vs. software controlled

Hardware Controlled: (no hints from software)

- multi-word cache blocks
- streaming buffers
- instruction look-ahead and stride detection

Software Controlled: (explicit prefetch instructions)

- prefetches inserted by programmer
- prefetches inserted by runtime system
- prefetches inserted by compiler

Hardware Controlled Prefetching

• Large Cache Blocks:

- Most machines already exploit such prefetching
- Great for codes with unit-stride accesses
- Problems of increased traffic and false-sharing in multiprocessors

• Streaming Buffers:

- Concept: Fetch a subsequent cache line, when current one is touched
- Can completely hide latency for codes with unit-stride accesses
- Does not help with non-unit stride access codes

• Instruction Lookahead and Stride Detection Hardware:

- Example: Scheme by Baer and Chen (Supercomputing '91)
- Use Branch Prediction Table to compute Look-Ahead PC (LA-PC) value
- LA-PC used to lookup *Reference Prediction Table* (tag, prev-addr, stride, state)
- State of entry in RPT can be initial, transient, steady, or no-prediction
- Advantages:
 - Can handle non-unit stride accesses
 - No requirements of software and no direct instruction overhead
- Limitations:
 - Complex hardware (BPT, RPT, ...) (TLB for VA --> PA)
 - Branch-prediction accuracy can limit amount of lookahead
 - Issues unnecessary prefetches, busying cache tags (e.g., spatial locality)
 - Can not handle indirections (e.g., A[index[i]])

Context Switching

switch between contexts to hide long-latency operations


Advantages:


- handles complex access patterns
- no software support required

Disadvantages:

- requires additional parallel threads
- overheads in switching contexts
- requires substantial hardware support

Example:





Overall Approach to Coping with Latency

| Technique | Exploits | Hardware Support |
|------------------------------------|--|------------------|
| Locality Optimizations | ability to reorder loop iterations | none |
| Software-Controlled Prefetching | parallelism within a single thread | minimal |
| Context Switching | parallelism across multiple threads | substantial |

Compiler Based Prefetching

Prefetching Concepts

- possiblenly if addresses can be determined ahead of time
- coverage factor fraction of misses that are prefetched
- unnecessaryif data is already in the cache
- effective f data is in the cache when later referenced

Analysiswhat to prefetch

- maximize coverage factor
- minimize unnecessary prefetches

Scheduling when/how to schedule prefetches

- maximize effectiveness
- minimize overhead per prefetch

Compiler Algorithm

Analysis what to prefetch

• Locality Analysis

Scheduling when/how to issue prefetches

- Loop Splitting
- Software Pipelining

Data Locality Example

Software Pipelining

```
Iterations Ahead \left| \frac{l}{s} \right|
where l = memory latency, = shortest path through loop body.
                              Software Pipelined Loop
                                (5 iterations ahead)
  Original Loop
for (i=0; i<100; i++) for (i=0; i<5; i++) /* Prolog */
   a[i] = 0;
                              prefetch(&a[i]);
                           for (i=0; i<95; i++) /* Steady State */
                               prefetch(&a[i+5]);
                               a[i] = 0;
                           for (i=95; i<100; i++) /* Epilog */
                               a[i] = 0;
```

Software Pipelining for Indirections

```
Software Pipelined Loop
    Original Loop
                               (5 iterations ahead)
for (i=0; i<100; i++)
                          for (i=0; i<5; i++) /* Prolog 1 */
  sum += A[index[i]];
                             prefetch(&index[i]);
                          for (i=0; i<5; i++) /* Prolog 2 */
                             prefetch(&index[i+5]);
                             prefetch(&A[index[i]]);
                          for (i=0; i<90; i++) /* Steady State */
                             prefetch(&index[i+10]);
                             prefetch(&A[index[i+5]]);
                             sum += A[index[i]];
                          for (i=90; i<95; i++) /* Epilog 1 */
                             prefetch(&A[index[i+5]]);
                             sum += A[index[i]];
                          for (i=95; i<100; i++) /* Epilog 2 */
                             sum += A[index[i]];
```

Example Revisited

Original Code Code with Prefetching for (i = 0; i < 3; i++)prefetch(&A[0][0]); for (j = 0; j < 100; j++)**for** (j = 0; j<6; j += 2) { A[i][j] = B[j][0] + B[j+1][0];prefetch(&B[j+1][0]); prefetch(&B[j+2][0]); prefetch(&A[0][j+1]); for (j = 0; j < 94; j += 2) Cache Hit prefetch(&B[j+7][0]); Cache Miss prefetch(&B[j+8][0]); prefetch(&A[0][j+7]); A[0][j] = B[j][0]+B[j+1][0];A[i][j] A[0][j+1] = B[j+1][0]+B[j+2][0];**for** (j = 94; j<100; j += 2) { A[0][j] = B[j][0]+B[j+1][0];A[0][j+1] = B[j+1][0]+B[j+2][0];B[j+1][0] **for** (i = 1; i<3; i++) { prefetch(&A[i][0]); for (j = 0; j < 6; j += 2)prefetch(&A[i][j+1]); for (j = 0; j < 94; j += 2) { prefetch(&A[i][j+7]); A[i][j] = B[j][0]+B[j+1][0];A[i][j+1] = B[j+1][0]+B[j+2][0];for (j = 94; j<100; j += 2) { A[i][j] = B[j][0]+B[j+1][0];A[i][j+1] = B[j+1][0]+B[j+2][0];


Prefetching for Multiprocessors

- non-bindings bindingprefetches
 - use non-binding since data remains coherent until accessed

```
prefetch(&x);
...
LOCK(L);
x = x + 1;
UNLOCK(L);
```

- on restrictions on when prefetches can be issued
- dealing with coherence misses
 - localized space takes explicit synchronization into accoun
- further optimizations
 - prefetch in exclusive-mode in read-modify-write situations


Multiprocessor Results



(N = No Prefetching; Selective Prefetching)

- memory stalls reduced by 50% to 90%
- synchronization stalls reduced in some cases


4 of 5 have speedups over 45%




- Large pf-miss ineffective scheduling
 - prefetched data still found in secondary cache

Exclusive-Mode Prefetching

Normalized Message Traffic



- message traffic reduced by 7% to 29%
- release consistency write latency already hidden



(N = No Prefetchine ,= Hand-Inserted Prefetching)

- WATER: needs procedure inlining across separate files
- BARNES: traverses an octree structure
- PTHOR: lots of pointers, very complex control flow

Overall Approach to Coping with Latency

| Technique | Exploits | Hardware Support |
|------------------------------------|--|------------------|
| Locality Optimizat | ability etoorder ions loop itætrions | none |
| Software-Controlled Prefetching | parallelism with a single etandr | n minimal |
| Context Switching | parallelism ass multiple etakki s | substantial |

- techniques are complementary
 - best to combine prefetching with locality optimizations
- software-controlled prefetching is quite successful