
Shared Memory Systems Part II

Randal E. Bryant CS 740 Nov. 24, 1997

Topics

- Network-Based Systems
 - -Coherence based on directories
- Maintaining Consistency
 - Relaxed consistency models

Shared Memory Model



Conceptual View

- All processors access single memory
 - Physical address space
 - -Use virtual address mapping to partition among processes
- If one processor updates location, then all will see it
 - Memory consistency

Network-Based Realization

emory

Partitioned Among Processors

etwork


 Transmit messages to perform accesses to remote memories

aches

- Local copies of heavily used data
- Must avoid stale data
 - Harder than with bus-based system
 - Lots of things happening simultaneously

onsiderations

- Scales well
 - 1024 processor systems have been built
- Nonuniform memory access
 - -100's of cycles for remote access




Network-Based Cache Coherency

ome-Based Protocol

- Each block has "home"
 - Memory controller tracking its status
 - Based on physical address

Home maintains

- Block status
- Identity of copy holders » 1 bit flag / processor
- -Only need entry when block has remote copy



Block Status Values

- Shared
 - 1 or more remote, read-only copies
- **Exclusive**
 - Single, writeable copy in remote cache
- **Uncached**
 - No remote copies CS 740 F'97

Network-Based Consistency

o Obtain Copy of Block

- Processor sends message to its home
- Home retrieves remote copy if status is exclusive
- Sends copy to requester
- If exclusive copy requested, send invalidate message to all other copy holders

ricky Details

- Lots of possible sources of deadlock & errors
- Don't have serialization of events imposed by bus
- Transactions only "seen" by sender & receiver

Example Protocol

- Complete functionality
- Omits optimizations
- Conservative synchronization

-5- CS 740 F'97

Implementation Details

p Processor identifier a Block address d Block data

lessages from Cache to Block Home

Type	Contents	Purpose
READ	p, a	Processor p wants to read a
XREAD	p, a	Processor p wants to write a
WRITEBACK	p, a, d	Proc. p flushes exclusive block
WRITEHOLD	p, a, d	Proc. p shares exclusive block
RELEASE	p, a	Proc. p flushes clean block

lessages from Block Home to Cache

Type	Contents	Purpose
INVALIDATE	p, a	Give up clean copy
DATA	p, a, d	Reply to read / write request
FETCH	p, a	Get readable copy from remote
XFETCH	p, a	Get writeable copy from remote
NACK	p, a	Cannot fulfill request

-6- CS 740 F'97

Tricky Issues

ndependent Actions between Cache & Home

- Cache evicts exclusive block while home in process of fetching
 - Home will get WRITEBACK when expecting WRITEHOLD
 - -Cache will receive FETCH for invalid block
- Cache evicts exclusive block while home in process of xfetching
 - Cache will receive XFETCH for invalid block

ndependent Actions between Two Processor Caches

- Processor r attempts read or write while home handling read or write request by processor p
 - -Home sends **NACK** to processor r
 - Processor r retries read or write operation
- Potential for livelock
 - -Processor r keeps getting NACK'ed

-7-

Performing Processor Operations

Processor requests cache to perform load or store


- On word in cache block i

Cache line currently holds block t

- May or may not have i = t


Cache can either:

- Perform operation using local copy
- Issue request message to network (italicized)
 - » Wait for response (bold)
 - » Perhaps stall until completed



-8- CS 740 F'97

Cache Handling of Processor Read




-9- CS 740 F'97

Processing by Home


ome Memory Controller

- Receives requests from caches
 - -To handle processor reads & writes
 - Unsolicited evictions
- Sends commands to copy holders
- Determines when all outstanding copies invalidated
- Responds to requestor
- Send NACK if unable to satisfy request




- 10 - CS 740 F'97

Home Handling of Processor Read




Cache Handling of Processor Write



-12-

Home Handling of Processor Write



-13-


Network Monitoring by Cache

Cache receives commands from network

 Unlike snooping, only get messages regarding currently-held blocks


Possible actions

- Invalidate entry and release copy
- Allow sharing of exclusively-held block
- Surrender copy of block



- 14 - CS 740 F'97


ache Handling of Network Command



t Current Block

-15-

Home Handling of Unsolicited Evictions



- 16 - CS 740 F'97

Additional Optimizations

ata Forwarding

- Copy holding processor sends data directly to requestor
 - But still must synchronize with home
- Currently pass through home

Quick Acknowledgement

- Supply data to requestor before all outstanding copies invalidated
 - -Copy holders may continue reading stale data

Processor wants to write to currently-held clean block

- Currently treat as write miss
 - Home will invalidate held copy
- Request home to invalidate all other copies
- May want quick acknowledgement
 - Implications examined in Asst. 6, Part II

-17-

Memory Consistency Revisited

iew By Individual Processor

- Reads and writes to given address occur in program order
 - Guaranteed by hazard-preventing mechanisms of processor

Sequential Consistency

- Reads & Writes by processor to distinct address
- Overall effect should match that of some interleaving of the individual process steps

Vhen is a Write "Performed"

- When any later read by any processor "sees" new data
- All outstanding copies invalidated

Initially: x = y = 0

Process A

a1: x = 1

a2: if (y == 0) ...

Process B

b1: y = 1

b2: if (x == 0) ...

Sequential Inconsistency

Cannot have both tests yield T


- -b2 must precede a1
- -a2 must precede b1
- Cannot satisfy these plus program order constraints

b1 a1 a2 b2

eal Life Scenario

- Process A
 - Remote write x
 - » Put into write buffer
 - -Local read y
- **Process B**
 - -Remote write y
 - » Put into write buffer
 - Local read x
- Could have both reads yield 0

-19-



Sources of Sequential Inconsistency

rocessor Write Buffer

- Allows processor to continue without waiting for write to complete
 - -W / -> R
 - » write may not complete before later read initiated
- If > 1 entry, also allows multiple outstanding writes
 - -W -/-> W
 - » writes may not complete in order

lonblocking Read

- Processor doesn't stall waiting for read to return result
 - -R /-> W
- If > 1 entry load buffer, also allows multiple outstanding reads
 - -R / -> R

ast Acknowledgements in Network-Based Protocol

Respond to XREAD request before all outstanding copies invalidate

mportant Mechanisms for Tolerating Memory Latency

Relaxed Consistency Models

oals

- Enable latency tolerating mechanisms as much as possible
- Provide concurrent programmer with some mechanisms for program synchronization

examples

Discussed in H&P Section 8.6

-21 - CS 740 F'97


Supporting Program Synchronization

ypical Scenario

- Processes need access to shared resources
 - -Tables, shared program state
- Use software locks to prevent simultaneous access
 - Shared variables + synchronization conventions

Processor Requirement

- Use acquire primitives to obtain lock
 - -E.g., MIPS LL/SC
- Read & write shared data only in critical section
- Use release primitives to release lock
 - -Syncronized store




-22 -

Release Consistency

- Weakest model discussed in book
- Still allows effective synchronization

equirements

- Acquire operation must complete before any succeeding reads or writes
 - Don't enter critical section too early
- Release operation may not begin until all pending reads & writes completed
 - Don't read or write shared state once lock released



- 23 - CS 740 F'97


Memory Consistency in CILK

AG Consistency

- View control structure as directed acyclic graph
 - Series-parallel structure formed by spawn's & synch's
- Guarantee sequential consistency for reads & writes along any path
 - But no guarantees for potentially concurrent threads

mplications

- Deterministic outcome as long as no interference among potentially concurrent threads
 - -write-read or write-write
- Good enough for writing parallel applications
 - Usually want deterministic results
- Not adequate for supporting OS functions




-24-

Implementing DAG Consistency

- DAG dependency between threads i & j on separate processors p & q
- Processor p writes back any dirty blocks before passing control from thread i
 - Home copies of all data produced up through i valid
- Processor q flushes all blocks before executing thread j
 - All thread data by j and successors will be retrieved from homes

Comparison to Other Protocols

- No need to forcibly retrieve data from processor
- Well suited to software implementation



-25-