Lecture 8:
Performance Optimization Part II:
Locality, Communication, and Contention

Parallel Computer Architecture and Programming
CMU 15-418/15-618, Spring 2019
Today: more parallel program optimization

- Previous lecture: strategies for assigning work to workers (threads, processors, etc.)
  - Goal: achieving good workload balance while also minimizing overhead
  - Discussed tradeoffs between static and dynamic work assignment
  - Tip: keep it simple (implement, analyze, then tune/optimize if required)

- Today: strategies for minimizing communication costs
Message-passing solver review
(since it makes communication explicit)

Message passing model: each thread operates in its own address space

In this figure: four threads

The grid data are partitioned into four allocations, each residing in one of the four unique thread address spaces

(four per-thread private arrays)
Data replication is now required to correctly execute the program

Example:
After red cell processing is complete, thread 1 and thread 3 send row of data to thread 2 (thread 2 requires up-to-date red cell information to update black cells in the next phase)

“Ghost cells” are grid cells replicated from a remote address space. It’s common to say that information in ghost cells is “owned” by other threads.

Thread 2 logic:
float* local_data = allocate(N+2,rows_per_thread+2);
int tid = get_thread_id();
int bytes = sizeof(float) * (N+2);

// receive ghost row cells (white dots)
recv(&local_data[0,0], bytes, tid-1);
recv(&local_data[rows_per_thread+1,0], bytes, tid+1);

// Thread 2 now has data necessary to perform future computation
int N;
int tid = get_thread_id();
int rows_per_thread = N / get_num_threads();

float* localA = allocate(rows_per_thread+2, N+2);

// assume localA is initialized with starting values
// assume MSG_ID_ROW, MSG_ID_DONE, MSG_ID_DIFF are constants used as msg ids

void solve() {
    bool done = false;
    while (!done) {
        float my_diff = 0.0f;
        if (tid != 0) {
            send(&localA[1,0], sizeof(float)*(N+2), tid-1, MSG_ID_ROW);
        }
        if (tid != get_num_threads()-1) {
            send(&localA[rows_per_thread,0], sizeof(float)*(N+2), tid+1, MSG_ID_ROW);
        }
        if (tid != 0) {
            recv(&localA[0,0], sizeof(float)*(N+2), tid-1, MSG_ID_ROW);
        }
        if (tid != get_num_threads()-1) {
            recv(&localA[rows_per_thread+1,0], sizeof(float)*(N+2), tid+1, MSG_ID_ROW);
        }
        for (int i=1; i<rows_per_thread+1; i++) {
            for (int j=1; j<n+1; j++) {
                float prev = localA[i,j];
                my_diff += fabs(localA[i,j] - prev);
            }
        }
        if (tid != 0) {
            send(&mydiff, sizeof(float), 0, MSG_ID_DIFF);
            recv(&done, sizeof(bool), 0, MSG_ID_DONE);
        } else {
            float remote_diff;
            for (int i=1; i<get_num_threads()-1; i++) {
                recv(&remote_diff, sizeof(float), i, MSG_ID_DIFF);
                my_diff += remote_diff;
            }
            if (my_diff/(N*N) < TOLERANCE) {
                done = true;
            }
            send(&done, sizeof(bool), 0, MSG_ID_DONE);
        }
    }
}

Example pseudocode from: Culler, Singh, and Gupta
Synchronous (blocking) send and receive

- **send()**: call returns when sender receives acknowledgement that message data resides in address space of receiver.

- **recv()**: call returns when data from received message is copied into address space of receiver and acknowledgement sent back to sender.

Sender:

Call `SEND(foo)`

- **Copy data** from buffer 'foo' in sender’s address space into network buffer

Send message

Send `SEND()` returns

Receiver:

Call `RECV(bar)`

- **Receive message**
- **Copy data** into buffer ‘bar’ in receiver’s address space

Receive ack

Send ack

Send `RECV()` returns
Message passing solver  
(fixed to avoid deadlock)

```
int N;
int tid = get_thread_id();
int rows_per_thread = N / get_num_threads();
float* localA = allocate(rows_per_thread+2, N+2);

// assume localA is initialized with starting values
// assume MSG_ID_ROW, MSG_ID_DONE, MSG_ID_DIFF are constants used as msg ids

void solve() {
    bool done = false;
    while (!done) {
        float my_diff = 0.0f;
        if (tid % 2 == 0) {
            sendDown(); recvDown();
            sendUp(); recvUp();
        } else {
            recvUp(); sendUp();
            recvDown(); sendDown();
        }
    }
}
```
Non-blocking asynchronous send/recv

- **send()**: call *returns immediately*
  - Buffer provided to send() cannot be modified by calling thread since message processing occurs concurrently with thread execution
  - Calling thread can perform other work while waiting for message to be sent

- **recv()**: posts intent to receive in the future, *returns immediately*
  - Use checksend(), checkrecv() to determine actual status of send/receipt
  - Calling thread can perform other work while waiting for message to be received

Sender:

Call SEND(foo)
SEND returns handle h1
Copy data from ‘foo’ into network buffer
Send message

Receiver:

Call RECV(bar)
RECV(bar) returns handle h2
Receive message
Messaging library copies data into ‘bar’
Call CHECKRECV(h2)
// if received, now safe for thread to access ‘bar’

Call CHECKSEND(h1) // if message sent, now safe for thread to modify ‘foo’

RED TEXT = executes concurrently with application thread
Let’s talk about... Pittsburgh
Pittsburgh is now hot stuff!

Built on Steel, Pittsburgh Now Thrives on Culture
The city has transformed itself into a vibrant cultural and artistic hub, though traces of its Rust Belt roots remain.

By LUCAS PETERSON

Weekend Guide
By BRENDAN SPIEGE JULY 15, 2015

36 Hours in Pittsburgh
By Fritzie Andrade, Louie Alfaro, Jessye Dearing, Andrew Hida and Aaron Wolfe

The Robots That Saved Pittsburgh
How the Steel City avoided Detroit's fate.
By GLENN THRUSH JULY 21, 2014

What Millennials Love About Pittsburgh
'Land of Opportunity' has real meaning here.

Could the Next Brooklyn Be Pittsburgh?
BY NICOLE DAVIS

Beyond Pittsburgh's pretty downtown, transformation and more art venues. By Fritzie Andrade, Louie Alfaro, Jessye Dearing, Andrew Hida
It's that time of month again when rental website Zumper puts out their monthly rent report and dashes San Franciscans' dreams of ever being able to move again. The new median rental price for a one-bedroom in the city is $3,620, up $90 in just one month. That price is also up 13 percent over last year's mark. As Zumper points out, the even bigger increase has been in two-bedroom rents, which hit a $5,000 median for the first time this month and are up 19 percent in a year. San Francisco remains, of course, the most expensive city in the country for rents.

Although San Francisco's median rent for a one-bedroom is exceptionally high, there are actually only eight neighborhoods at or above that median. The most expensive neighborhood is the Financial District, with a $4,270 per month median rent for a one-bed. It is followed by Mission Bay/ Dogpatch at $3,900 and Pacific Heights at $3,850. South Beach, Russian Hill, Potrero Hill, SoMa, and the Marina also sit above the median rent. And while the NoMad and Flatiron neighborhoods in New York are still more expensive than any neighborhood in San Francisco, the Financial District now has the same median one-bedroom rent as Tribeca, which used to sit far above any San Francisco spot.
Hey, let’s move to Pittsburgh!
(all the cool tech kids are doing it!)
Everyone wants to get to Pittsburgh!
(Latency vs. throughput review)

Distance: ~ 4,000 km

Latency of moving a person from San Francisco to Pittsburgh: 40 hours

Cars spaced by 1 km on highway

Throughput: **100** people per hour (1 car every 1/100 of an hour)
Improving throughput

Car’s velocity: 150 km/hr

Approach 1: drive faster!
Throughput = 150 people per hour (1 car every 1/150 of an hour)

Car’s velocity: 100 km/hr

Approach 2: build more lanes!
Throughput: 300 people per hour (3 cars every 1/100 of an hour)
Review: latency vs throughput

Latency

The amount of time needed for an operation to complete.
A memory load that misses the cache has a latency of 200 cycles.
A packet takes 20 ms to be sent from my computer to Google.
Asking a question on Piazza gets a response in 10 minutes.

Bandwidth

The rate at which operations are performed.
Memory can provide data to the processor at 25 GB/sec.
A communication link can send 10 million messages per second.
The TAs answer 50 questions per day on Piazza.
What if only one car can be on the highway at a time?

When car on highway reaches Pittsburgh, the next car leaves San Francisco.

Throughput = \frac{1}{\text{latency}}

= \frac{1}{40} \text{ of a person per hour (1 car every 40 hours)}
Pipelining
Example: an instruction pipeline

Break execution of each instruction down into several smaller steps
Enables higher clock frequency (only a simple, short operation is done by each part of pipeline each clock)

![Diagram of instruction pipeline]

Latency: 1 instruction takes 4 cycles
Throughput: 1 instruction per cycle
(Yes, care must be taken to ensure program correctness when back-to-back instructions are dependent.)

Four-stage instruction pipeline:
IF = instruction fetch
D = instruction decode + register read
EX = execute
WB = “write back” results to registers

Intel Core i7 pipeline is variable length (it depends on the instruction) ~15-20 stages
Analogy to driving to Pittsburgh example

Task of driving from San Francisco to Pittsburgh is broken up into smaller subproblems that different cars can tackle in parallel (top: subproblem = drive 1 km, bottom: subproblem = drive 500m)

Throughput = 100 people per hour (1 car every 1/100 of an hour)

* Equivalent throughput to maintaining 1 km spacing of cars and driving at 200 km/hr

Cars spaced by 1 km on highway

Cars now spaced by only 500m on highway

Throughput = 200 people per hour (1 car every 1/200 of an hour) *
A simple model of non-pipelined communication

Example: sending a n-bit message

\[ T(n) = T_0 + \frac{n}{B} \]

- \( T(n) = \text{transfer time} \) (overall latency of the operation)
- \( T_0 = \text{start-up latency} \) (e.g., time until first bit arrives at destination)
- \( n = \text{bytes transferred in operation} \)
- \( B = \text{transfer rate} \) (bandwidth of the link)

If processor only sends next message once previous message send completes…

“Effective bandwidth” = \( n / T(n) \)

Effective bandwidth depends on transfer size (big transfers amortize startup latency)
A more general model of communication

Example: sending a n-bit message

Total communication time = overhead + occupancy + network delay

Send API call, copy message to network buffer

Send data over link 1 (slow link): \( T_0 + \frac{n}{B_{small}} \)

Copy message to receiver node's network buffer:

Send data over link 2 (fast link): \( T_0 + \frac{n}{B_{large}} \)

Example from: Culler, Singh, and Gupta
Pipelined communication

Sending emits burst of messages (faster than 1/occupancy)

Messages are buffered while link is busy

Assume network buffer can hold at most two messages (numbers indicate number of msgs in buffer after insert)

Occupancy determines communication rate! (in steady state: msg/sec = 1/occupancy)

= sender blocked from sending additional messages due to network buffer being full

Example from: Culler, Singh, and Gupta

- **Overhead** (time spent on the communication by a processor)
- **Occupancy** (time for data to pass through slowest component of system)
- **Network delay** (everything else)
Cost

The effect operations have on program execution time
(or some other metric, e.g., energy consumed . . .)

“That function has very high cost” (cost of having to perform the instructions)
“My slow program sends most of its time waiting on memory.” (cost of waiting on memory)
“saxpy achieves low ALU utilization because it is bandwidth bound.” (cost of waiting on memory)

Total communication time = overhead + occupancy + network delay

Total communication cost = communication time - overlap

Overlap: portion of communication performed concurrently with other work
“Other work” can be computation or other communication

Example 1: Asynchronous message send/recv allows communication to be overlapped with computation
Example 2: Pipelining allows multiple message sends to be overlapped
Think of a parallel system as an extended memory hierarchy.

I want you to think of “communication” very generally:
- Communication between a processor and its cache
- Communication between processor and memory (e.g., memory on same machine)
- Communication between processor and a remote memory (e.g., memory on another node in the cluster, accessed by sending a network message)

View from one processor:

Accesses not satisfied in local memory cause communication with next level.

So managing locality is important at all levels.

Lower latency, higher bandwidth, smaller capacity

Higher latency, lower bandwidth, larger capacity
Two reasons for communication: inherent vs. artifactual communication
Inherent communication

Communication that **must** occur in a parallel algorithm. The communication is fundamental to the algorithm.

In our messaging passing example at the start of class, sending ghost rows was inherent communication.
Arithmetic intensity

\[
\begin{array}{c}
\text{amount of computation (e.g., instructions)} \\
\hline
\text{amount of communication (e.g., bytes)}
\end{array}
\]

- How much computation is enabled by a given amount of communication
- In general, systems are better at computing than communicating, and so best when this ratio is high.
- High arithmetic intensity (low communication-to-computation ratio) is required to efficiently utilize modern parallel processors since the ratio of compute capability to available bandwidth is high (recall element-wise vector multiple from lecture 2)
Reducing inherent communication

Good assignment decisions can reduce inherent communication (increase arithmetic intensity)

1D blocked assignment: N x N grid

Elements computed (per processor) $\approx \frac{N^2}{P}$

Elements communicated (per processor) $\approx 2N$

1D interleaved assignment: N x N grid

Elements computed $\propto \frac{N}{P}$

Elements communicated $= \frac{1}{2}$
Reducing inherent communication

2D blocked assignment: $N \times N$ grid

- $N^2$ elements
- $P$ processors
- Elements computed: $N^2 / P$ (per processor)
- Elements communicated: $N / \sqrt{P}$ (per processor)
- Arithmetic intensity: $N / \sqrt{P}$

Asymptotically better communication scaling than 1D blocked assignment
Communication costs increase sub-linearly with $P$
Assignment captures 2D locality of algorithm
Artifactual communication

- **Inherent communication**: information that fundamentally must be moved between processors to carry out the algorithm given the specified assignment (assumes unlimited capacity caches, minimum granularity transfers, etc.)

- **Artifactual communication**: all other communication (artifactual communication results from practical details of system implementation)
Artifactual communication examples

- System might have a minimum **granularity of transfer** (result: system must communicate more data than what is needed)
  - Program loads one 4-byte float value but entire 64-byte cache line must be transferred from memory (16x more communication than necessary)

- System might have **rules of operation** that result in unnecessary communication:
  - Program stores 16 consecutive 4-byte float values, but entire 64-byte cache line is first loaded from memory, and then subsequently stored to memory (2x overhead)

- **Poor placement of data** in distributed memories (data doesn’t reside near processor that accesses it the most)

- **Finite replication capacity** (same data communicated to processor multiple times because local storage (e.g., cache) is too small to retain it between accesses)
Caches: The three (now four) Cs

You are expected to know this from 15-213!

- **Cold miss**
  First time data touched. Unavoidable in a sequential program.

- **Capacity miss**
  Working set is larger than cache. Can be avoided/reduced by increasing cache size.

- **Conflict miss**
  Miss induced by cache management policy. Can be avoided/reduced by changing cache associativity, or data access pattern in application.

- **Communication miss (new)**
  Due to inherent or artifactual communication in parallel system
This diagram holds true at any level of the memory hierarchy in a parallel system. Question: how much capacity should an architect build for this workload?
Does the graph on the previous slide look familiar?

High communication requirement causes low throughput to processor
Techniques for reducing communication
Data access in grid solver: row-major traversal

Assume row-major grid layout.
Assume cache line is 4 grid elements.
Cache capacity is 24 grid elements (6 lines)

Recall grid solver application.
Blue elements show data in cache after update to red element.
Assume row-major grid layout.

Assume cache line is 4 grid elements.

Cache capacity is 24 grid elements (6 lines)

Blue elements show data in cache at end of processing first row.
Problem with row-major traversal: long time between accesses to same data

Assume row-major grid layout.
Assume cache line is 4 grid elements.
Cache capacity is 24 grid elements (6 lines)

Although elements (0,2) and (1,1) had been accessed previously, they are no longer present in cache at start of processing row 2

(What type of miss is this?)

This program loads three lines for every four elements.
Improving temporal locality by changing grid traversal order

Assume row-major grid layout.
Assume cache line is 4 grid elements.
Cache capacity is 24 grid elements (6 lines)

“Blocked” iteration order.
(recall cache lab in 15-213)

Now three lines for every eight elements.
Improving temporal locality by fusing loops

```c
void add(int n, float* A, float* B, float* C) {
    for (int i=0; i<n; i++)
        C[i] = A[i] + B[i];
}

void mul(int n, float* A, float* B, float* C) {
    for (int i=0; i<n; i++)
        C[i] = A[i] * B[i];
}

// assume arrays are allocated here

// compute E = D + ((A + B) * C)
add(n, A, B, tmp1);
mul(n, tmp1, C, tmp2);
add(n, tmp2, D, E);

void fused(int n, float* A, float* B, float* C, float* D, float* E) {
    for (int i=0; i<n; i++)
        E[i] = D[i] + (A[i] + B[i]) * C[i];
}

// compute E = D + (A + B) * C
fused(n, A, B, C, D, E);
```

Two loads, one store per math op (arithmetic intensity = 1/3)

Two loads, one store per math op (arithmetic intensity = 1/3)

Overall arithmetic intensity = 1/3

Four loads, one store per 3 math ops (arithmetic intensity = 3/5)

Code on top is more modular (e.g, array-based math library like numpy in Python)
Code on bottom performs much better. Why?
Improve arithmetic intensity by sharing data

- Exploit sharing: co-locate tasks that operate on the same data
  - Schedule threads working on the same data structure at the same time on the same processor
  - Reduces inherent communication

- Example: CUDA thread block
  - Abstraction used to localize related processing in a CUDA program
  - Threads in block often cooperate to perform an operation (leverage fast access to / synchronization via CUDA shared memory)
  - So GPU implementations always schedule threads from the same block on the same GPU core
Exploiting **spatial locality**

- Granularity of communication can be important because it may introduce artifactual communication
  - Granularity of communication / data transfer
  - Granularity of cache coherence (will discuss in future lecture)
Artifactual communication due to comm. granularity

2D blocked assignment of data to processors as described previously. Assume: communication granularity is a cache line, and a cache line contains four elements.

Good spatial locality for non-local accesses to top-bottom rows

Poor spatial locality for non-local accesses to left-right columns

Inherently need one element from left and right neighbor, but system must communicate four.

Implication: artifactual communication increases with cache line size!

○ = required elements assigned to other processors
Artifactual communication due to cache line communication granularity

Data partitioned in half by column. Partitions assigned to threads running on P1 and P2

Threads access their assigned elements (no inherent communication exists)

But data access on real machine triggers (artifactual) communication due to the cache line being written to by both processors *

* further detail in the upcoming cache coherence lectures
Reducing artifactual comm: **blocked data layout**

(Blue lines indicate consecutive memory addresses)

**2D, row-major array layout**

**4D array layout (block-major)**

Consecutive addresses straddle partition boundary

Consecutive addresses remain within single partition

Note: don’t confuse blocked assignment of work to threads (true in both cases above) with blocked data layout in the address space (only at right)
Contention
Example: two students make appointments to talk to me about course material (at 3pm and at 4:30pm)

- Operation to perform: Help a student with a question
- Execution resource: Instructor
- Steps in operation:
  1. Student walks from Gates Cafe to Instructor’s office (5 minutes) =
  2. Student waits in line (??) =
  3. Student gets question answered with insightful answer (5 minutes) =

Time cost to student: 10 minutes
Office hours from 3-3:20pm (no appointments)

Time cost to student: 10 minutes

Time cost to student: 23 minutes

Problem: contention for shared resource results in longer overall operation times (and likely higher cost to students)
**Contention**

- A resource can perform operations at a given throughput (number of transactions per unit time)
  - Memory, communication links, servers, TA’s at office hours, etc.

- **Contention** occurs when many requests to a resource are made within a small window of time (the resource is a “hot spot”)

**Example: updating a shared variable**

- Flat communication: potential for high contention (but low latency if no contention)
- Tree structured communication: reduces contention (but higher latency under no contention)
Example: distributed work queues serve to reduce contention (contention in access to single shared work queue)

Subproblems (a.k.a. "tasks", "work to do")

Set of work queues (In general, one per worker thread)

Worker threads:
- Pull data from OWN work queue
- Push new work to OWN work queue

When local work queue is empty... STEAL work from another work queue
# Example: memory system contention in CUDA

```c
#define THREADS_PER_BLK 128

__global__ void my_cuda_program(int N, float* input, float* output)
{
    __shared__ float local_data[THREADS_PER_BLK];
    int index = blockIdx.x * blockDim.x + threadIdx.x;

    // COOPERATIVELY LOAD DATA HERE
    local_data[threadIdx.x] = input[index];

    // WAIT FOR ALL LOADS TO COMPLETE
    __syncthreads();

    // DO WORK HERE ..
    //}
```

All threads in block access memory here

Threads blocked waiting for other threads here.

Uh oh, there no threads to run since all threads are either accessing memory or blocked at barrier. (no latency hiding ability!)

In general, a good rule of thumb when CUDA programming is to make sure you size your thread blocks so that the GPU can fit a couple of thread blocks worth of work per core of the GPU.

(This allows threads from one thread block to cover latencies from threads in another block assigned to the same core.)
Example: create grid of particles data structure on large parallel machine (e.g., a GPU)

- Problem: place 1M point particles in a 16-cell uniform grid based on 2D position
  - Parallel data structure manipulation problem: build a 2D array of lists

- GTX 980 GPU: Up to 2048 CUDA threads per SMM core, and 16 SMM cores on the GPU

```
<table>
<thead>
<tr>
<th>Cell id</th>
<th>Count</th>
<th>Particle id</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>3, 5</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>1, 2, 4</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
```
Common use of this structure: N-body problems

- A common operation is to compute interactions with neighboring particles.
- Example: given particle, find all particles within radius \( R \)
  - Create grid with cells of size \( R \)
  - Only need to inspect particles in surrounding grid cells.
Solution 1: parallelize over cells

- One possible answer is to decompose work by cells: for each cell, independently compute particles within it (eliminates contention because no synchronization is required)
  - **Insufficient parallelism**: only 16 parallel tasks, but need thousands of independent tasks to efficiently utilize GPU
  - **Work inefficient**: performs 16 times more particle-in-cell computations than sequential algorithm

```c
list cell_lists[16];       // 2D array of lists

for each cell c           // in parallel
    for each particle p  // sequentially
        if (p is within c)
            append p to cell_lists[c]
```
Solution 2: parallelize over particles

- Another answer: assign one particle to each CUDA thread. Thread computes cell containing particle, then atomically updates list.
  - Massive contention: thousands of threads contending for access to update single shared data structure

```cpp
list cell_list[16];    // 2D array of lists
lock cell_list_lock;

for each particle p          // in parallel
  c = compute cell containing p
  lock(cell_list_lock)
  append p to cell_list[c]
  unlock(cell_list_lock)
```
Solution 3: use finer-granularity locks

- Alleviate contention for single global lock by using per-cell locks
  - Assuming uniform distribution of particles in 2D space... \(~16\times\) less contention than solution 2

```c
list cell_list[16];    // 2D array of lists
lock cell_list_lock[16];

for each particle p          // in parallel
    c = compute cell containing p
    lock(cell_list_lock[c])
    append p to cell_list[c]
    unlock(cell_list_lock[c])
```
Solution 4: compute partial results + merge

- Yet another answer: generate M “partial” grids in parallel, then combine
  - Example: create M thread blocks (at least as many thread blocks as SMX cores)
  - Each block assigned N/M particles
  - All threads in thread block update same grid
    - Enables faster synchronization: contention reduced by factor of M and also cost of synchronization is lower because it is performed on block-local variables (in CUDA shared memory)
  - Requires extra work: merging the M grids at the end of the computation
  - Requires extra memory footprint: Store M grids of lists, rather than 1
Solution 5: **data-parallel approach**

**Step 1:** compute cell containing each particle (parallel over input particles)

<table>
<thead>
<tr>
<th>particle_index</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>grid_index</td>
<td>9</td>
<td>6</td>
<td>6</td>
<td>4</td>
<td>6</td>
<td>4</td>
</tr>
</tbody>
</table>

**Step 2:** sort results by cell (particle index array permuted based on sort)

<table>
<thead>
<tr>
<th>particle_index</th>
<th>3</th>
<th>5</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>grid_index</td>
<td>4</td>
<td>4</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>9</td>
</tr>
</tbody>
</table>

**Step 3:** find start/end of each cell (parallel over particle_index elements)

```cpp
cell = grid_index[index]
if (index == 0)
    cell_starts[cell] = index;
else if (cell != grid_index[index-1]) {
    cell_starts[cell] = index;
    cell_ends[grid_index[index-1]] = index;
}
if (index == numParticles-1) // special case for last cell
    cell_ends[cell] = index+1;
```

This solution maintains a large amount of parallelism and removes the need for fine-grained synchronization... at cost of a sort and extra passes over the data (extra BW)

This code is run for each element of particle_index array (each instance has a unique value of 'index')
Reducing communication costs

- **Reduce overhead** of communication to sender/receiver
  - Send fewer messages, make messages larger (amortize overhead)
  - Coalesce many small messages into large ones

- **Reduce delay**
  - Application writer: restructure code to exploit locality
  - HW implementor: improve communication architecture

- **Reduce contention**
  - Replicate contended resources (e.g., local copies, fine-grained locks)
  - Stagger access to contended resources

- **Increase communication/computation overlap**
  - Application writer: use asynchronous communication (e.g., async messages)
  - HW implementor: pipelining, multi-threading, pre-fetching, out-of-order exec
  - Requires additional concurrency in application (more concurrency than number of execution units)
Summary: optimizing communication

- Inherent vs. artifactual communication
  - Inherent communication is fundamental given how the problem is decomposed and how work is assigned
  - Artifactual communication depends on machine implementation details (often as important to performance as inherent communication)

- Improving program performance
  - Identify and exploit locality: communicate less (increase arithmetic intensity)
  - Reduce overhead (fewer, large messages)
  - Reduce contention
  - Maximize overlap of communication and processing (hide latency so as to not incur cost)